S. Akhtar, M. Ipek, J. Lin, R. Staszewski, P. Litmanen
{"title":"用于WCDMA发射机的四频带数字控制振荡器","authors":"S. Akhtar, M. Ipek, J. Lin, R. Staszewski, P. Litmanen","doi":"10.1109/CICC.2006.320849","DOIUrl":null,"url":null,"abstract":"We present the first published implementation and measurements of a fully integrated phase path for a 3G polar transmitter in deep sub micron CMOS. It includes a single quad band digitally controlled oscillator (DCO) providing modulation capability to handle the wide bandwidth of the WCDMA phase (frequency) data and a switched inverter divider. The complete chip, with integrated LDOs, consumes 20mA from a 1.4V supply while providing a PN of -157dBc/Hz at a 40MHz offset for a 2GHz output","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":"{\"title\":\"Quad Band Digitally Controlled Oscillator for WCDMA Transmitter in 90nm CMOS\",\"authors\":\"S. Akhtar, M. Ipek, J. Lin, R. Staszewski, P. Litmanen\",\"doi\":\"10.1109/CICC.2006.320849\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present the first published implementation and measurements of a fully integrated phase path for a 3G polar transmitter in deep sub micron CMOS. It includes a single quad band digitally controlled oscillator (DCO) providing modulation capability to handle the wide bandwidth of the WCDMA phase (frequency) data and a switched inverter divider. The complete chip, with integrated LDOs, consumes 20mA from a 1.4V supply while providing a PN of -157dBc/Hz at a 40MHz offset for a 2GHz output\",\"PeriodicalId\":269854,\"journal\":{\"name\":\"IEEE Custom Integrated Circuits Conference 2006\",\"volume\":\"49 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"14\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Custom Integrated Circuits Conference 2006\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2006.320849\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Custom Integrated Circuits Conference 2006","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2006.320849","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Quad Band Digitally Controlled Oscillator for WCDMA Transmitter in 90nm CMOS
We present the first published implementation and measurements of a fully integrated phase path for a 3G polar transmitter in deep sub micron CMOS. It includes a single quad band digitally controlled oscillator (DCO) providing modulation capability to handle the wide bandwidth of the WCDMA phase (frequency) data and a switched inverter divider. The complete chip, with integrated LDOs, consumes 20mA from a 1.4V supply while providing a PN of -157dBc/Hz at a 40MHz offset for a 2GHz output
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
