{"title":"应用于dSiPM读出的n位输入并行计数器设计算法","authors":"Simone Giroletti, L. Ratti, C. Vacchi","doi":"10.1109/prime55000.2022.9816803","DOIUrl":null,"url":null,"abstract":"This work is concerned with the definition of an algorithm for the design of fast parallel counters suitable for counting 1’s in large arrays of binary signal sources. One example of such systems is the silicon photomultiplier (SiPM), consisting of an array of SPADs (single photon avalanche diodes) each one providing a high output level when hit by a photon. The paper, besides describing the algorithm, will present and discuss a set of computational tools for estimating the design parameters of interest, such as area, power and delay, as a function of the number of cells to read out.","PeriodicalId":142196,"journal":{"name":"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","volume":"88 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design Algorithm for N-bit Input Parallel Counters in Application to dSiPM Readout\",\"authors\":\"Simone Giroletti, L. Ratti, C. Vacchi\",\"doi\":\"10.1109/prime55000.2022.9816803\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work is concerned with the definition of an algorithm for the design of fast parallel counters suitable for counting 1’s in large arrays of binary signal sources. One example of such systems is the silicon photomultiplier (SiPM), consisting of an array of SPADs (single photon avalanche diodes) each one providing a high output level when hit by a photon. The paper, besides describing the algorithm, will present and discuss a set of computational tools for estimating the design parameters of interest, such as area, power and delay, as a function of the number of cells to read out.\",\"PeriodicalId\":142196,\"journal\":{\"name\":\"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)\",\"volume\":\"88 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/prime55000.2022.9816803\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/prime55000.2022.9816803","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design Algorithm for N-bit Input Parallel Counters in Application to dSiPM Readout
This work is concerned with the definition of an algorithm for the design of fast parallel counters suitable for counting 1’s in large arrays of binary signal sources. One example of such systems is the silicon photomultiplier (SiPM), consisting of an array of SPADs (single photon avalanche diodes) each one providing a high output level when hit by a photon. The paper, besides describing the algorithm, will present and discuss a set of computational tools for estimating the design parameters of interest, such as area, power and delay, as a function of the number of cells to read out.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
