Jun Pang, Lei Shi, Siliang Hua, Tiejun Zhang, C. Hou
{"title":"具有实时跟踪器的可重构片上调试器","authors":"Jun Pang, Lei Shi, Siliang Hua, Tiejun Zhang, C. Hou","doi":"10.1109/ISCIT.2007.4392004","DOIUrl":null,"url":null,"abstract":"This paper introduces a reconfigurable on-chip debugger (OCD) with a real-time tracer. By setting several parameters, the OCD is readily integrated with diversified microprocessor cores. Moreover, a trace unit is implemented with Lempel-Ziv compression algorithm to trace instruction address of target processor in real-time, to meet the demand of dynamic debugging. The OCD is successfully integrated with one 8 bit microcontroller and one 32 bit processor. The experiments results verify that our design is feasible.","PeriodicalId":331439,"journal":{"name":"2007 International Symposium on Communications and Information Technologies","volume":"47 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-12-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Reconfigurable On-Chip Debugger with a real-time tracer\",\"authors\":\"Jun Pang, Lei Shi, Siliang Hua, Tiejun Zhang, C. Hou\",\"doi\":\"10.1109/ISCIT.2007.4392004\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper introduces a reconfigurable on-chip debugger (OCD) with a real-time tracer. By setting several parameters, the OCD is readily integrated with diversified microprocessor cores. Moreover, a trace unit is implemented with Lempel-Ziv compression algorithm to trace instruction address of target processor in real-time, to meet the demand of dynamic debugging. The OCD is successfully integrated with one 8 bit microcontroller and one 32 bit processor. The experiments results verify that our design is feasible.\",\"PeriodicalId\":331439,\"journal\":{\"name\":\"2007 International Symposium on Communications and Information Technologies\",\"volume\":\"47 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-12-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 International Symposium on Communications and Information Technologies\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCIT.2007.4392004\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 International Symposium on Communications and Information Technologies","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCIT.2007.4392004","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Reconfigurable On-Chip Debugger with a real-time tracer
This paper introduces a reconfigurable on-chip debugger (OCD) with a real-time tracer. By setting several parameters, the OCD is readily integrated with diversified microprocessor cores. Moreover, a trace unit is implemented with Lempel-Ziv compression algorithm to trace instruction address of target processor in real-time, to meet the demand of dynamic debugging. The OCD is successfully integrated with one 8 bit microcontroller and one 32 bit processor. The experiments results verify that our design is feasible.