一种新的基于系统级物理的电迁移建模框架:在输电网中的应用

H. Zahedmanesh, I. Ciofi, O. Zografos, M. Badaroglu, K. Croes
{"title":"一种新的基于系统级物理的电迁移建模框架:在输电网中的应用","authors":"H. Zahedmanesh, I. Ciofi, O. Zografos, M. Badaroglu, K. Croes","doi":"10.1109/SLIP52707.2021.00008","DOIUrl":null,"url":null,"abstract":"Electromigration has been a major reliability concern for nano-interconnects in CMOS applications. With further CMOS miniaturization, the cross-sectional area of nano-interconnects is further scaled resulting in a significant increase of current densities. It has been shown that $j_{max}$ of copper interconnects degrades abruptly at scaled linewidths, predicting increased susceptibility to electromigration. Nevertheless, there is still a dilemma given that the electromigration metrics are typically obtained from electromigration tests on single isolated interconnects and may not be readily translated into metrics for interconnect networks of CMOS designs, which is key for enabling realistic reliability predictions at system-level. In this paper, we demonstrate a physics-based system-level electromigration modelling platform aiming to address the shortcomings of the standard of practice for electromigration compliance checks during the design phase and enhance the accuracy of lifetime predictions from a system viewpoint. The framework is specifically applied to the case of PDN for a 3 nm technology node.","PeriodicalId":358944,"journal":{"name":"2021 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A Novel System-Level Physics-Based Electromigration Modelling Framework: Application to the Power Delivery Network\",\"authors\":\"H. Zahedmanesh, I. Ciofi, O. Zografos, M. Badaroglu, K. Croes\",\"doi\":\"10.1109/SLIP52707.2021.00008\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Electromigration has been a major reliability concern for nano-interconnects in CMOS applications. With further CMOS miniaturization, the cross-sectional area of nano-interconnects is further scaled resulting in a significant increase of current densities. It has been shown that $j_{max}$ of copper interconnects degrades abruptly at scaled linewidths, predicting increased susceptibility to electromigration. Nevertheless, there is still a dilemma given that the electromigration metrics are typically obtained from electromigration tests on single isolated interconnects and may not be readily translated into metrics for interconnect networks of CMOS designs, which is key for enabling realistic reliability predictions at system-level. In this paper, we demonstrate a physics-based system-level electromigration modelling platform aiming to address the shortcomings of the standard of practice for electromigration compliance checks during the design phase and enhance the accuracy of lifetime predictions from a system viewpoint. The framework is specifically applied to the case of PDN for a 3 nm technology node.\",\"PeriodicalId\":358944,\"journal\":{\"name\":\"2021 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SLIP52707.2021.00008\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SLIP52707.2021.00008","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

电迁移一直是CMOS应用中纳米互连的主要可靠性问题。随着CMOS进一步小型化,纳米互连的横截面积进一步缩小,导致电流密度显著增加。研究表明,铜互连的$j_{max}$在一定线宽下突然退化,预示着电迁移的易感性增加。然而,考虑到电迁移指标通常是从单个隔离互连的电迁移测试中获得的,并且可能不容易转化为CMOS设计互连网络的指标,这是实现系统级实际可靠性预测的关键,因此仍然存在一个困境。在本文中,我们展示了一个基于物理的系统级电迁移建模平台,旨在解决设计阶段电迁移合规性检查的实践标准的缺点,并从系统的角度提高寿命预测的准确性。该框架特别适用于3nm技术节点的PDN情况。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Novel System-Level Physics-Based Electromigration Modelling Framework: Application to the Power Delivery Network
Electromigration has been a major reliability concern for nano-interconnects in CMOS applications. With further CMOS miniaturization, the cross-sectional area of nano-interconnects is further scaled resulting in a significant increase of current densities. It has been shown that $j_{max}$ of copper interconnects degrades abruptly at scaled linewidths, predicting increased susceptibility to electromigration. Nevertheless, there is still a dilemma given that the electromigration metrics are typically obtained from electromigration tests on single isolated interconnects and may not be readily translated into metrics for interconnect networks of CMOS designs, which is key for enabling realistic reliability predictions at system-level. In this paper, we demonstrate a physics-based system-level electromigration modelling platform aiming to address the shortcomings of the standard of practice for electromigration compliance checks during the design phase and enhance the accuracy of lifetime predictions from a system viewpoint. The framework is specifically applied to the case of PDN for a 3 nm technology node.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Reconfigurable on-chip wireless interconnections through optical phased arrays (Invited) Design And Sign-off Methodologies For Wafer-To-Wafer Bonded 3D-ICs At Advanced Nodes (invited) SID-Mesh: Diagonal Mesh Topology for Silicon Interposer in 2.5D NoC with Introducing a New Routing Algorithm A Novel System-Level Physics-Based Electromigration Modelling Framework: Application to the Power Delivery Network Design and System Technology Co-Optimization Sensitivity Prediction for VLSI Technology Development using Machine Learning
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1