基于校验和在线测试的记忆电阻神经网络鲁棒容错设计

Michihiro Shintani, Mamoru Ishizaka, M. Inoue
{"title":"基于校验和在线测试的记忆电阻神经网络鲁棒容错设计","authors":"Michihiro Shintani, Mamoru Ishizaka, M. Inoue","doi":"10.1109/ATS52891.2021.00017","DOIUrl":null,"url":null,"abstract":"The matrix-vector product is the most essential operation in the weight calculation of deep learning, and greatly impacts the calculation speed and power consumption of neural network circuits. A memristor is one of the most promising components used to efficiently develop matrix-vector products. However, it has been pointed out that memristors have a severely low write endurance limitation and large variation during operation owing to their manufacturing immaturity. While an algorithm-based fault tolerance method has thus far been proposed to enhance the reliability by applying checksum function and online testing, the effectiveness of such the function remains limited because it can apply only the forward propagation and multiple hard faults cannot be repaired. This paper proposes an extension of the conventional method to achieve a more robust fault-tolerant method for memristor-based neural network circuits. Numerical experiments using the Hopfield network and three-layered neural network demonstrate that the proposed method achieves 5.25% and 1.88% higher classification accuracies compared with a conventional fault-tolerant method, respectively.","PeriodicalId":432330,"journal":{"name":"2021 IEEE 30th Asian Test Symposium (ATS)","volume":"203 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Robust Fault-Tolerant Design Based on Checksum and On-Line Testing for Memristor Neural Network\",\"authors\":\"Michihiro Shintani, Mamoru Ishizaka, M. Inoue\",\"doi\":\"10.1109/ATS52891.2021.00017\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The matrix-vector product is the most essential operation in the weight calculation of deep learning, and greatly impacts the calculation speed and power consumption of neural network circuits. A memristor is one of the most promising components used to efficiently develop matrix-vector products. However, it has been pointed out that memristors have a severely low write endurance limitation and large variation during operation owing to their manufacturing immaturity. While an algorithm-based fault tolerance method has thus far been proposed to enhance the reliability by applying checksum function and online testing, the effectiveness of such the function remains limited because it can apply only the forward propagation and multiple hard faults cannot be repaired. This paper proposes an extension of the conventional method to achieve a more robust fault-tolerant method for memristor-based neural network circuits. Numerical experiments using the Hopfield network and three-layered neural network demonstrate that the proposed method achieves 5.25% and 1.88% higher classification accuracies compared with a conventional fault-tolerant method, respectively.\",\"PeriodicalId\":432330,\"journal\":{\"name\":\"2021 IEEE 30th Asian Test Symposium (ATS)\",\"volume\":\"203 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE 30th Asian Test Symposium (ATS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ATS52891.2021.00017\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 30th Asian Test Symposium (ATS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ATS52891.2021.00017","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

矩阵向量积是深度学习权重计算中最重要的运算,极大地影响了神经网络电路的计算速度和功耗。忆阻器是用于高效开发矩阵-矢量积的最有前途的元件之一。然而,由于其制造的不成熟,忆阻器在使用过程中存在着写寿命限制低、变化大的问题。虽然目前已经提出了一种基于算法的容错方法,通过使用校验和函数和在线测试来提高可靠性,但由于该方法只能应用前向传播,并且不能修复多个硬故障,因此其有效性受到限制。本文提出了一种传统方法的扩展,以实现基于忆阻器的神经网络电路更鲁棒的容错方法。采用Hopfield网络和三层神经网络进行的数值实验表明,与传统容错方法相比,该方法的分类准确率分别提高了5.25%和1.88%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Robust Fault-Tolerant Design Based on Checksum and On-Line Testing for Memristor Neural Network
The matrix-vector product is the most essential operation in the weight calculation of deep learning, and greatly impacts the calculation speed and power consumption of neural network circuits. A memristor is one of the most promising components used to efficiently develop matrix-vector products. However, it has been pointed out that memristors have a severely low write endurance limitation and large variation during operation owing to their manufacturing immaturity. While an algorithm-based fault tolerance method has thus far been proposed to enhance the reliability by applying checksum function and online testing, the effectiveness of such the function remains limited because it can apply only the forward propagation and multiple hard faults cannot be repaired. This paper proposes an extension of the conventional method to achieve a more robust fault-tolerant method for memristor-based neural network circuits. Numerical experiments using the Hopfield network and three-layered neural network demonstrate that the proposed method achieves 5.25% and 1.88% higher classification accuracies compared with a conventional fault-tolerant method, respectively.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Positive and Negative Extra Clocking of LFSR Seeds for Reduced Numbers of Stored Tests Lightweight Hardware-Based Memory Protection Mechanism on IoT Processors Further Analysis of Laser-induced IR-drop Effective SAT-based Solutions for Generating Functional Sequences Maximizing the Sustained Switching Activity in a Pipelined Processor Application of Residue Sampling to RF/AMS Device Testing
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1