面向大规模并行计算系统的多路互连网络设计

T. Takimoto, T. Aoki, T. Higuchi
{"title":"面向大规模并行计算系统的多路互连网络设计","authors":"T. Takimoto, T. Aoki, T. Higuchi","doi":"10.1109/ISMVL.1994.302196","DOIUrl":null,"url":null,"abstract":"The concept of multiplex interconnection networks is proposed to attack the communication crisis in massively parallel computing in the next generation. In the multiplex interconnection network, multiplexable information carriers, such as optical wavelengths, are employed so that large-scale communication topologies can be embedded in the virtual space of multiplexable carriers with reduced interconnections. This paper discusses a systematic multiplexing scheme for the class of interconnection networks defined by bit-permute-complement (BPC) permutations. It is shown that by using the proposed technique, the wiring area can be reduced by less than the factor of 1/r using r kinds of multiplexable components.<<ETX>>","PeriodicalId":137138,"journal":{"name":"Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94)","volume":"90 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Design of multiplex interconnection networks for massively parallel computing systems\",\"authors\":\"T. Takimoto, T. Aoki, T. Higuchi\",\"doi\":\"10.1109/ISMVL.1994.302196\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The concept of multiplex interconnection networks is proposed to attack the communication crisis in massively parallel computing in the next generation. In the multiplex interconnection network, multiplexable information carriers, such as optical wavelengths, are employed so that large-scale communication topologies can be embedded in the virtual space of multiplexable carriers with reduced interconnections. This paper discusses a systematic multiplexing scheme for the class of interconnection networks defined by bit-permute-complement (BPC) permutations. It is shown that by using the proposed technique, the wiring area can be reduced by less than the factor of 1/r using r kinds of multiplexable components.<<ETX>>\",\"PeriodicalId\":137138,\"journal\":{\"name\":\"Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94)\",\"volume\":\"90 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-05-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISMVL.1994.302196\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISMVL.1994.302196","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

为了解决下一代大规模并行计算中的通信危机,提出了多路互连网络的概念。在复用互连网络中,利用光波长等可复用的信息载体,可以将大规模通信拓扑嵌入到可复用载波的虚拟空间中,减少互连。本文讨论了由比特-置换-补码(BPC)置换定义的互连网络的系统复用方案。结果表明,采用该技术,使用r种可复用元件,布线面积可减小小于1/r。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design of multiplex interconnection networks for massively parallel computing systems
The concept of multiplex interconnection networks is proposed to attack the communication crisis in massively parallel computing in the next generation. In the multiplex interconnection network, multiplexable information carriers, such as optical wavelengths, are employed so that large-scale communication topologies can be embedded in the virtual space of multiplexable carriers with reduced interconnections. This paper discusses a systematic multiplexing scheme for the class of interconnection networks defined by bit-permute-complement (BPC) permutations. It is shown that by using the proposed technique, the wiring area can be reduced by less than the factor of 1/r using r kinds of multiplexable components.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Design of fault-tolerant cellular arrays on multiple-valued logic Synthesis of multi-variable MVL functions using hybrid mode CMOS logic Multiple-valued-input TANT networks Many-valued generalizations of two finite intervals in Post's lattice An algebraic method to decide the deduction problem in many-valued propositional calculus
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1