高漏极电流密度和高栅导通电压增强模式异质结构场效应晶体管的电流路径优化结构

N. Hara, Y. Nakasha, M. Nagahara, K. Joshin, Y. Watanabe, M. Takikawa
{"title":"高漏极电流密度和高栅导通电压增强模式异质结构场效应晶体管的电流路径优化结构","authors":"N. Hara, Y. Nakasha, M. Nagahara, K. Joshin, Y. Watanabe, M. Takikawa","doi":"10.1109/GAAS.1998.722670","DOIUrl":null,"url":null,"abstract":"We developed a new type of enhancement-mode (E-mode) heterostructure field effect transistors (FETs) which provide single-voltage operation of power amplifiers in portable phone handsets. Gate leakage current paths were optimized, and a high gate-turn-on voltage and a high drain current density were obtained at the same time. This allows a 50% increase of the drain current by shortening the gate-to-source length without increasing the gate leakage current. We applied this technique to completely E-mode FETs (Vth>0.3 V). A power added efficiency as high as 70.6% has been achieved for an output power of 33 dBm under a Vds of 3.5 V at 850 MHz.","PeriodicalId":288170,"journal":{"name":"GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 20th Annual. Technical Digest 1998 (Cat. No.98CH36260)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Current path optimized structure for high drain current density and high gate-turn-on voltage enhancement mode heterostructure field effect transistors\",\"authors\":\"N. Hara, Y. Nakasha, M. Nagahara, K. Joshin, Y. Watanabe, M. Takikawa\",\"doi\":\"10.1109/GAAS.1998.722670\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We developed a new type of enhancement-mode (E-mode) heterostructure field effect transistors (FETs) which provide single-voltage operation of power amplifiers in portable phone handsets. Gate leakage current paths were optimized, and a high gate-turn-on voltage and a high drain current density were obtained at the same time. This allows a 50% increase of the drain current by shortening the gate-to-source length without increasing the gate leakage current. We applied this technique to completely E-mode FETs (Vth>0.3 V). A power added efficiency as high as 70.6% has been achieved for an output power of 33 dBm under a Vds of 3.5 V at 850 MHz.\",\"PeriodicalId\":288170,\"journal\":{\"name\":\"GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 20th Annual. Technical Digest 1998 (Cat. No.98CH36260)\",\"volume\":\"42 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 20th Annual. Technical Digest 1998 (Cat. No.98CH36260)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GAAS.1998.722670\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 20th Annual. Technical Digest 1998 (Cat. No.98CH36260)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1998.722670","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

我们开发了一种新型的增强模式(e模式)异质结构场效应晶体管(fet),为便携式电话手持设备的功率放大器提供单电压工作。优化栅极漏电流路径,同时获得高栅极导通电压和高漏极电流密度。这允许在不增加栅极泄漏电流的情况下,通过缩短栅极到源极的长度,使漏极电流增加50%。我们将该技术应用于全e模场效应管(Vth>0.3 V),在850 MHz下,Vds为3.5 V,输出功率为33 dBm,功率增加效率高达70.6%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Current path optimized structure for high drain current density and high gate-turn-on voltage enhancement mode heterostructure field effect transistors
We developed a new type of enhancement-mode (E-mode) heterostructure field effect transistors (FETs) which provide single-voltage operation of power amplifiers in portable phone handsets. Gate leakage current paths were optimized, and a high gate-turn-on voltage and a high drain current density were obtained at the same time. This allows a 50% increase of the drain current by shortening the gate-to-source length without increasing the gate leakage current. We applied this technique to completely E-mode FETs (Vth>0.3 V). A power added efficiency as high as 70.6% has been achieved for an output power of 33 dBm under a Vds of 3.5 V at 850 MHz.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Monolithic micromachined planar spiral transformer Drain barrier lowering in HEMTs X-band heterostructure interband tunneling FET (HITFET) VCOs High power heterojunction GaAs switch IC with P-1 dB of more than 38 dBm for GSM application Accurate and efficient small-signal modeling of active devices using artificial neural networks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1