A. Tsuchiya, Akitaka Hiratsuka, Toshiyuki Inoue, K. Kishine, H. Onodera
{"title":"片上多层电感对底层电-地网络信号和功率完整性的影响","authors":"A. Tsuchiya, Akitaka Hiratsuka, Toshiyuki Inoue, K. Kishine, H. Onodera","doi":"10.1109/SAPIW.2018.8401674","DOIUrl":null,"url":null,"abstract":"This paper discusses power/ground noise induced by on-chip multi-layered inductors. Employing multi-layered inductors instead of spiral inductors is an effective choice for area-efficient bandwidth enhancement. However the impact of the coupling between multi-layered inductors and underlying circuit is still not clear. We evaluate inductive/capacitive coupling and the impact on the power and the signal integrity. Electromagnetic simulation and circuit simulation show that dense power/ground structure makes the impact of coupling small. The peak-to-peak noise voltage becomes less than 5 mV against 1 V aggressor swing.","PeriodicalId":423850,"journal":{"name":"2018 IEEE 22nd Workshop on Signal and Power Integrity (SPI)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Impact of on-chip multi-layered inductor on signal and power integrity of underlying power-ground net\",\"authors\":\"A. Tsuchiya, Akitaka Hiratsuka, Toshiyuki Inoue, K. Kishine, H. Onodera\",\"doi\":\"10.1109/SAPIW.2018.8401674\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper discusses power/ground noise induced by on-chip multi-layered inductors. Employing multi-layered inductors instead of spiral inductors is an effective choice for area-efficient bandwidth enhancement. However the impact of the coupling between multi-layered inductors and underlying circuit is still not clear. We evaluate inductive/capacitive coupling and the impact on the power and the signal integrity. Electromagnetic simulation and circuit simulation show that dense power/ground structure makes the impact of coupling small. The peak-to-peak noise voltage becomes less than 5 mV against 1 V aggressor swing.\",\"PeriodicalId\":423850,\"journal\":{\"name\":\"2018 IEEE 22nd Workshop on Signal and Power Integrity (SPI)\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-05-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE 22nd Workshop on Signal and Power Integrity (SPI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SAPIW.2018.8401674\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 22nd Workshop on Signal and Power Integrity (SPI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SAPIW.2018.8401674","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Impact of on-chip multi-layered inductor on signal and power integrity of underlying power-ground net
This paper discusses power/ground noise induced by on-chip multi-layered inductors. Employing multi-layered inductors instead of spiral inductors is an effective choice for area-efficient bandwidth enhancement. However the impact of the coupling between multi-layered inductors and underlying circuit is still not clear. We evaluate inductive/capacitive coupling and the impact on the power and the signal integrity. Electromagnetic simulation and circuit simulation show that dense power/ground structure makes the impact of coupling small. The peak-to-peak noise voltage becomes less than 5 mV against 1 V aggressor swing.