优异的阻性开关记忆:氧化钨混合物中氧化钨的影响

S. Z. Rahaman, S. Maikap, W. Chen, T. Tien, H. Y. Lee, F. Chen, M. Kao, M. Tsai
{"title":"优异的阻性开关记忆:氧化钨混合物中氧化钨的影响","authors":"S. Z. Rahaman, S. Maikap, W. Chen, T. Tien, H. Y. Lee, F. Chen, M. Kao, M. Tsai","doi":"10.1109/VLSI-TSA.2012.6210124","DOIUrl":null,"url":null,"abstract":"Influence of GeO<sub>x</sub> layer on resistive switching memory performance in a simple and CMOS compatible W/WO<sub>x</sub>/GeO<sub>x</sub>:WO<sub>x</sub> mixture/W structure has been investigated for the first time. All layers are confirmed by both HRTEM and XPS. This memory device has enhanced performance in terms of the resistance ratio, uniformity, and program/erase cycles as compared to W/WO<sub>x</sub>/W structure. An excellent read endurance and program/erase cycles of >;10<sup>6</sup> at large V<sub>read</sub> of ±1V are obtained. Furthermore, the memory device exhibits robust data retention at 85°C. This device can be operated as low current as 0.1 μA.","PeriodicalId":388574,"journal":{"name":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Excellent resistive switching memory: Influence of GeOx in WOx mixture\",\"authors\":\"S. Z. Rahaman, S. Maikap, W. Chen, T. Tien, H. Y. Lee, F. Chen, M. Kao, M. Tsai\",\"doi\":\"10.1109/VLSI-TSA.2012.6210124\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Influence of GeO<sub>x</sub> layer on resistive switching memory performance in a simple and CMOS compatible W/WO<sub>x</sub>/GeO<sub>x</sub>:WO<sub>x</sub> mixture/W structure has been investigated for the first time. All layers are confirmed by both HRTEM and XPS. This memory device has enhanced performance in terms of the resistance ratio, uniformity, and program/erase cycles as compared to W/WO<sub>x</sub>/W structure. An excellent read endurance and program/erase cycles of >;10<sup>6</sup> at large V<sub>read</sub> of ±1V are obtained. Furthermore, the memory device exhibits robust data retention at 85°C. This device can be operated as low current as 0.1 μA.\",\"PeriodicalId\":388574,\"journal\":{\"name\":\"Proceedings of Technical Program of 2012 VLSI Technology, System and Application\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-04-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of Technical Program of 2012 VLSI Technology, System and Application\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI-TSA.2012.6210124\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-TSA.2012.6210124","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文首次研究了简单且兼容CMOS的W/WOx/GeOx:WOx混合结构下,GeOx层对电阻开关存储器性能的影响。所有层均经HRTEM和XPS确认。与W/WOx/W结构相比,该存储器件在电阻比、均匀性和程序/擦除周期方面具有更高的性能。在±1V的大Vread下,具有良好的读取耐久性和>;106的程序/擦除周期。此外,该存储器件在85°C下表现出强大的数据保留能力。该器件可在0.1 μA的低电流下工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Excellent resistive switching memory: Influence of GeOx in WOx mixture
Influence of GeOx layer on resistive switching memory performance in a simple and CMOS compatible W/WOx/GeOx:WOx mixture/W structure has been investigated for the first time. All layers are confirmed by both HRTEM and XPS. This memory device has enhanced performance in terms of the resistance ratio, uniformity, and program/erase cycles as compared to W/WOx/W structure. An excellent read endurance and program/erase cycles of >;106 at large Vread of ±1V are obtained. Furthermore, the memory device exhibits robust data retention at 85°C. This device can be operated as low current as 0.1 μA.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
MOSFETs transitions towards fully depleted architectures Performance and variability in multi-VT FinFETs using fin doping Comparison of differential and large-signal sensing scheme for subthreshold/superthreshold FinFET SRAM considering variability A high efficient and compact charge pump with multi-pillar vertical MOSFET Intrinsic MOSFET leakage of high-k peripheral DRAM devices: Measurement and simulation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1