FPGA implementation of resistor network for fast segment line detector

In this article we present a Field Programmable Gate Arrays (FPGA) implementation inspired by a weighting resistor matrix (WRM) for fast discrete segment line detection in digital images. The implementation proposed here achieves both real time processing and very good performance, taking advantage of the flexibility and the fast deployment of the FPGA for real time segment detection applications.