利用水辅助沉积技术(WAD)制备高质量超薄非晶Ta/sub 2/O/sub 5/栅极电介质,用于50 nm以下的damascense金属栅极mosfet

S. Inumiya, Y. Morozumi, A. Yagishita, T. Saito, D. Gao, D. Choi, K. Hasebe, K. Suguro, Y. Tsunashima, T. Arikado
{"title":"利用水辅助沉积技术(WAD)制备高质量超薄非晶Ta/sub 2/O/sub 5/栅极电介质,用于50 nm以下的damascense金属栅极mosfet","authors":"S. Inumiya, Y. Morozumi, A. Yagishita, T. Saito, D. Gao, D. Choi, K. Hasebe, K. Suguro, Y. Tsunashima, T. Arikado","doi":"10.1109/IEDM.2000.904403","DOIUrl":null,"url":null,"abstract":"A conformable formation process of ultra-thin Ta/sub 2/O/sub 5/ gate dielectrics, which is applicable to 50 nm damascene gate MOSFETs, was developed. Assisted by H/sub 2/O, perfect conformability was successfully realized even in the narrow gate groove (50 nm), while maintaining a low gate leakage. An excellent device performance of S-factor 72 mV/decade was obtained in 90 nm MOSFET with amorphous Ta/sub 2/O/sub 5/ gate dielectrics of T/sub eff/ 1.6 nm.","PeriodicalId":276800,"journal":{"name":"International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-12-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Conformable formation of high quality ultra-thin amorphous Ta/sub 2/O/sub 5/ gate dielectrics utilizing water assisted deposition (WAD) for sub 50 nm damascene metal gate MOSFETs\",\"authors\":\"S. Inumiya, Y. Morozumi, A. Yagishita, T. Saito, D. Gao, D. Choi, K. Hasebe, K. Suguro, Y. Tsunashima, T. Arikado\",\"doi\":\"10.1109/IEDM.2000.904403\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A conformable formation process of ultra-thin Ta/sub 2/O/sub 5/ gate dielectrics, which is applicable to 50 nm damascene gate MOSFETs, was developed. Assisted by H/sub 2/O, perfect conformability was successfully realized even in the narrow gate groove (50 nm), while maintaining a low gate leakage. An excellent device performance of S-factor 72 mV/decade was obtained in 90 nm MOSFET with amorphous Ta/sub 2/O/sub 5/ gate dielectrics of T/sub eff/ 1.6 nm.\",\"PeriodicalId\":276800,\"journal\":{\"name\":\"International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)\",\"volume\":\"43 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-12-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.2000.904403\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2000.904403","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

研究了一种适用于50 nm damascend栅极mosfet的超薄Ta/sub 2/O/sub 5/栅极电介质的成型工艺。在H/sub /O的辅助下,即使在狭窄的栅极槽(50 nm)中也能成功地实现完美的一致性,同时保持低栅极泄漏。采用非晶Ta/sub /O/sub / 5/栅极介电体为T/sub / 1.6 nm,在90 nm MOSFET中获得了s因子72 mV/ 10年的优异器件性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Conformable formation of high quality ultra-thin amorphous Ta/sub 2/O/sub 5/ gate dielectrics utilizing water assisted deposition (WAD) for sub 50 nm damascene metal gate MOSFETs
A conformable formation process of ultra-thin Ta/sub 2/O/sub 5/ gate dielectrics, which is applicable to 50 nm damascene gate MOSFETs, was developed. Assisted by H/sub 2/O, perfect conformability was successfully realized even in the narrow gate groove (50 nm), while maintaining a low gate leakage. An excellent device performance of S-factor 72 mV/decade was obtained in 90 nm MOSFET with amorphous Ta/sub 2/O/sub 5/ gate dielectrics of T/sub eff/ 1.6 nm.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Modelling of dishing for metal chemical mechanical polishing An orthogonal 6F/sup 2/ trench-sidewall vertical device cell for 4 Gb/16 Gb DRAM Highly reliable gate oxide under Fowler-Nordheim electron injection by deuterium pyrogenic oxidation and deuterated poly-Si deposition Liner-supported cylinder (LSC) technology to realize Ru/Ta/sub 2/O/sub 5//Ru capacitor for future DRAMs 30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1