Ping-Ying Wang, Ching-Hsing Wang, Wei-Chi Lee, T. Yu
{"title":"一个数字校准增强GSM/GPRS发射机","authors":"Ping-Ying Wang, Ching-Hsing Wang, Wei-Chi Lee, T. Yu","doi":"10.1109/RFIC.2011.5940617","DOIUrl":null,"url":null,"abstract":"This paper presents a GSM/GPRS transmitter which performance is enhanced by the proposed all digital self-calibration technique. Also, the non-ideal effects for realizing the technique including current mismatch, static phase error and VCO gain non-linearity in a conventional charge pump PLL can be self-diagnosed by the self-calibration. The measurement results shows 0.5 degree phase error and −68dBc ORFS for GMSK modulation, which prove that the accuracy of the loop gain calibration and VCO gain linearity is within 1%, and two times reduction compared to all digital and analog transmitters. The silicon prototype is implemented in 65nm process and with a 1.2V supply. The area overhead for the full custom design to enable the technique is only 0.005mm2.","PeriodicalId":448165,"journal":{"name":"2011 IEEE Radio Frequency Integrated Circuits Symposium","volume":"348 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-06-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A digital calibration enhanced GSM/GPRS transmitter\",\"authors\":\"Ping-Ying Wang, Ching-Hsing Wang, Wei-Chi Lee, T. Yu\",\"doi\":\"10.1109/RFIC.2011.5940617\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a GSM/GPRS transmitter which performance is enhanced by the proposed all digital self-calibration technique. Also, the non-ideal effects for realizing the technique including current mismatch, static phase error and VCO gain non-linearity in a conventional charge pump PLL can be self-diagnosed by the self-calibration. The measurement results shows 0.5 degree phase error and −68dBc ORFS for GMSK modulation, which prove that the accuracy of the loop gain calibration and VCO gain linearity is within 1%, and two times reduction compared to all digital and analog transmitters. The silicon prototype is implemented in 65nm process and with a 1.2V supply. The area overhead for the full custom design to enable the technique is only 0.005mm2.\",\"PeriodicalId\":448165,\"journal\":{\"name\":\"2011 IEEE Radio Frequency Integrated Circuits Symposium\",\"volume\":\"348 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-06-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE Radio Frequency Integrated Circuits Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC.2011.5940617\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE Radio Frequency Integrated Circuits Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2011.5940617","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A digital calibration enhanced GSM/GPRS transmitter
This paper presents a GSM/GPRS transmitter which performance is enhanced by the proposed all digital self-calibration technique. Also, the non-ideal effects for realizing the technique including current mismatch, static phase error and VCO gain non-linearity in a conventional charge pump PLL can be self-diagnosed by the self-calibration. The measurement results shows 0.5 degree phase error and −68dBc ORFS for GMSK modulation, which prove that the accuracy of the loop gain calibration and VCO gain linearity is within 1%, and two times reduction compared to all digital and analog transmitters. The silicon prototype is implemented in 65nm process and with a 1.2V supply. The area overhead for the full custom design to enable the technique is only 0.005mm2.