无线传感器节点唤醒接收机的超低功耗符号检测方法及其电路实现

D. K. Meher, A. Salimath, Achintya Halder
{"title":"无线传感器节点唤醒接收机的超低功耗符号检测方法及其电路实现","authors":"D. K. Meher, A. Salimath, Achintya Halder","doi":"10.1109/VLSID.2012.83","DOIUrl":null,"url":null,"abstract":"An RF envelope detector (ED) and an asynchronous latching circuit have been designed for a wake-up receiver in 400 MHz MICS and 433 MHz / 915 MHz ISM band. The architecture is designed to tolerate significant process, supply-voltage and temperature variations. An alternative bit encoding technique has been used, which eliminates the need for symbol synchronization and the associated circuitry. The power consumption of the entire circuit, which is designed using 1.8 V supply voltage and 180 nm CMOS process, is limited to 43 uW during symbol detection and is limited to 34 uW when no input signal activity is present in the receiver RF front-end. For an input current swing of ±3 μA from the RF front-end, the circuit successfully detects up to a 2.5 Mbps input data rate.","PeriodicalId":405021,"journal":{"name":"2012 25th International Conference on VLSI Design","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-01-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"An Ultra-low Power Symbol Detection Methodology and Its Circuit Implementation for a Wake-up Receiver in Wireless Sensor Nodes\",\"authors\":\"D. K. Meher, A. Salimath, Achintya Halder\",\"doi\":\"10.1109/VLSID.2012.83\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An RF envelope detector (ED) and an asynchronous latching circuit have been designed for a wake-up receiver in 400 MHz MICS and 433 MHz / 915 MHz ISM band. The architecture is designed to tolerate significant process, supply-voltage and temperature variations. An alternative bit encoding technique has been used, which eliminates the need for symbol synchronization and the associated circuitry. The power consumption of the entire circuit, which is designed using 1.8 V supply voltage and 180 nm CMOS process, is limited to 43 uW during symbol detection and is limited to 34 uW when no input signal activity is present in the receiver RF front-end. For an input current swing of ±3 μA from the RF front-end, the circuit successfully detects up to a 2.5 Mbps input data rate.\",\"PeriodicalId\":405021,\"journal\":{\"name\":\"2012 25th International Conference on VLSI Design\",\"volume\":\"31 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-01-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 25th International Conference on VLSI Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSID.2012.83\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 25th International Conference on VLSI Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSID.2012.83","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

为400 MHz MICS和433 MHz / 915 MHz ISM频段的唤醒接收机设计了射频包络检测器(ED)和异步锁存电路。该架构的设计能够承受显著的工艺、电源电压和温度变化。采用了另一种比特编码技术,消除了对符号同步和相关电路的需要。整个电路采用1.8 V电源电压和180 nm CMOS工艺设计,在符号检测期间功耗限制为43 uW,在接收器射频前端没有输入信号活动时功耗限制为34 uW。当射频前端输入电流摆幅为±3 μA时,电路可成功检测到高达2.5 Mbps的输入数据速率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An Ultra-low Power Symbol Detection Methodology and Its Circuit Implementation for a Wake-up Receiver in Wireless Sensor Nodes
An RF envelope detector (ED) and an asynchronous latching circuit have been designed for a wake-up receiver in 400 MHz MICS and 433 MHz / 915 MHz ISM band. The architecture is designed to tolerate significant process, supply-voltage and temperature variations. An alternative bit encoding technique has been used, which eliminates the need for symbol synchronization and the associated circuitry. The power consumption of the entire circuit, which is designed using 1.8 V supply voltage and 180 nm CMOS process, is limited to 43 uW during symbol detection and is limited to 34 uW when no input signal activity is present in the receiver RF front-end. For an input current swing of ±3 μA from the RF front-end, the circuit successfully detects up to a 2.5 Mbps input data rate.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Two Graph Based Circuit Simulator for PDE-Electrical Analogy Tutorial T8A: Designing Silicon-Photonic Communication Networks for Manycore Systems Efficient Online RTL Debugging Methodology for Logic Emulation Systems Low-Overhead Maximum Power Point Tracking for Micro-Scale Solar Energy Harvesting Systems A Framework for TSV Serialization-aware Synthesis of Application Specific 3D Networks-on-Chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1