在数模转换中使用有源元件进行分压

C. P. Chong, K. C. Smith, Z. Vranesic
{"title":"在数模转换中使用有源元件进行分压","authors":"C. P. Chong, K. C. Smith, Z. Vranesic","doi":"10.1109/VLSIC.1988.1037452","DOIUrl":null,"url":null,"abstract":"The design of a voltage-mode digital-to-analog (D/A) converter using only fabrication steps required by MOSFETs is described. The converter is implemented using a basic-circuit-building block called the three-input amplifier (TIAMP), which can perform voltage addition and voltage division by 2 without using any passive component. The technique has been used to implement a 12 bit D/A converter for which five samples were tested with accuracies ranging from 6 to 10 bits. Accuracy is limited in the present design by the relatively small sizes chosen for the input transistors. The maximum conversion rate of the present prototypes has been measured to be approximately 1 MHz with a static power dissipation of 50 mW. >","PeriodicalId":115887,"journal":{"name":"Symposium 1988 on VLSI Circuits","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Using active components to perform voltage division in digital-to-analog conversion\",\"authors\":\"C. P. Chong, K. C. Smith, Z. Vranesic\",\"doi\":\"10.1109/VLSIC.1988.1037452\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The design of a voltage-mode digital-to-analog (D/A) converter using only fabrication steps required by MOSFETs is described. The converter is implemented using a basic-circuit-building block called the three-input amplifier (TIAMP), which can perform voltage addition and voltage division by 2 without using any passive component. The technique has been used to implement a 12 bit D/A converter for which five samples were tested with accuracies ranging from 6 to 10 bits. Accuracy is limited in the present design by the relatively small sizes chosen for the input transistors. The maximum conversion rate of the present prototypes has been measured to be approximately 1 MHz with a static power dissipation of 50 mW. >\",\"PeriodicalId\":115887,\"journal\":{\"name\":\"Symposium 1988 on VLSI Circuits\",\"volume\":\"32 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Symposium 1988 on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1988.1037452\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium 1988 on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1988.1037452","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

描述了一种仅使用mosfet所需的制造步骤的电压型数模(D/ a)转换器的设计。该转换器使用称为三输入放大器(TIAMP)的基本电路构建块来实现,它可以执行电压相加和电压除以2,而不使用任何无源元件。该技术已用于实现一个12位的D/ a转换器,其中五个样本的测试精度范围为6到10位。在目前的设计中,由于输入晶体管的尺寸相对较小,精度受到限制。目前原型的最大转换率已被测量为大约1 MHz,静态功耗为50 mW。>
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Using active components to perform voltage division in digital-to-analog conversion
The design of a voltage-mode digital-to-analog (D/A) converter using only fabrication steps required by MOSFETs is described. The converter is implemented using a basic-circuit-building block called the three-input amplifier (TIAMP), which can perform voltage addition and voltage division by 2 without using any passive component. The technique has been used to implement a 12 bit D/A converter for which five samples were tested with accuracies ranging from 6 to 10 bits. Accuracy is limited in the present design by the relatively small sizes chosen for the input transistors. The maximum conversion rate of the present prototypes has been measured to be approximately 1 MHz with a static power dissipation of 50 mW. >
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A new CR-delay circuit technology for high-density and high-speed DRAMs Using active components to perform voltage division in digital-to-analog conversion A 50 dB variable gain amplifier using parasitic bipolar transistors in CMOS Design of a 32bit microprocessor, TX1 A single-chip adaptive DPCM intrafield video codec
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1