基于16态SISO解码器的通用350mb /s涡轮式编解码器

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI:10.1109/ISSCC.2004.1332775

P. Urard, L. Paumier, Malika Viollet, E. Lantreibecq, H. Michel, Srikanth Muroor, Benjamin Coates, B. Gupta

{"title":"基于16态SISO解码器的通用350mb /s涡轮式编解码器","authors":"P. Urard, L. Paumier, Malika Viollet, E. Lantreibecq, H. Michel, Srikanth Muroor, Benjamin Coates, B. Gupta","doi":"10.1109/ISSCC.2004.1332775","DOIUrl":null,"url":null,"abstract":"The implementation of a 350 Mb/s 16-state SISO turbo decoder and its corresponding coder are described. It performs within 1.8 dB of Shannon's limit in terms of error correction. Implemented in 0.13 /spl mu/m low-leakage technology, this codec occupies 10 mm/sup 2/ and is designed using a Matlab-to-RTL design flow.","PeriodicalId":273317,"journal":{"name":"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"20","resultStr":"{\"title\":\"A generic 350 Mb/s turbo-codec based on a 16-states SISO decoder\",\"authors\":\"P. Urard, L. Paumier, Malika Viollet, E. Lantreibecq, H. Michel, Srikanth Muroor, Benjamin Coates, B. Gupta\",\"doi\":\"10.1109/ISSCC.2004.1332775\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The implementation of a 350 Mb/s 16-state SISO turbo decoder and its corresponding coder are described. It performs within 1.8 dB of Shannon's limit in terms of error correction. Implemented in 0.13 /spl mu/m low-leakage technology, this codec occupies 10 mm/sup 2/ and is designed using a Matlab-to-RTL design flow.\",\"PeriodicalId\":273317,\"journal\":{\"name\":\"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)\",\"volume\":\"4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-09-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"20\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2004.1332775\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2004.1332775","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 20

摘要

介绍了一种350mb /s的16态SISO turbo解码器及其相应的编码器的实现。在纠错方面，它的性能在香农极限的1.8 dB以内。该编解码器以0.13 /spl mu/m低泄漏技术实现，占用10mm /sup 2/，采用Matlab-to-RTL设计流程进行设计。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

A generic 350 Mb/s turbo-codec based on a 16-states SISO decoder

The implementation of a 350 Mb/s 16-state SISO turbo decoder and its corresponding coder are described. It performs within 1.8 dB of Shannon's limit in terms of error correction. Implemented in 0.13 /spl mu/m low-leakage technology, this codec occupies 10 mm/sup 2/ and is designed using a Matlab-to-RTL design flow.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)

自引率

0.00%

发文量

期刊最新文献

Dynamic voltage and frequency management for a low-power embedded microprocessor Burst-mode receiver for 1.25Gb/s Ethernet PON with AGC and internally created reset signal 7th-order low-voltage CMOS POTS/ADSL splitter for DSL access multiplexer size reduction A 43Gb/s 2:1 selector IC in 90nm CMOS technology A 20GHz VCO with 5GHz tuning range in 0.25 /spl mu/m SiGe BiCMOS