减少印刷电路板收缩造成的无铅焊接故障

A. Géczy, L. Tersztyanszky, B. Illés, A. Kemler, A. Szabó
{"title":"减少印刷电路板收缩造成的无铅焊接故障","authors":"A. Géczy, L. Tersztyanszky, B. Illés, A. Kemler, A. Szabó","doi":"10.1109/SIITME.2013.6743645","DOIUrl":null,"url":null,"abstract":"The paper presents a novel approach on an emerging problem in lead-free reflow soldering technology. The trend of miniaturized SMD device application and the increasing component density cause newfound problems during the reflow process. In this work, the issue of Printed Circuit Board (PCB) shrinkage is inspected in the environment of automotive electronics production. The shrinkage effect results in linear offset on the double sided PCB along the (XY) dimensions during stencil printing of the second reflow pass. The observed phenomenon causes tombstone and bridging failures on specific fine-pitch SMD components. To investigate and obtain deeper understanding of the phenomenon, a new method was developed for the measurement of shrinkage. The novel measurement method is evaluated with a less-productive, but more precise measurement device. With the collected data it is possible to approximate the overall shrinkage of the given product. After introducing a compensation step on the stencil design (based on the measurements), it is possible to significantly reduce the quantity of failures caused by the shrinkage.","PeriodicalId":267846,"journal":{"name":"2013 IEEE 19th International Symposium for Design and Technology in Electronic Packaging (SIITME)","volume":"34 4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Reducing lead-free soldering failures caused by Printed Circuit Board shrinkage\",\"authors\":\"A. Géczy, L. Tersztyanszky, B. Illés, A. Kemler, A. Szabó\",\"doi\":\"10.1109/SIITME.2013.6743645\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper presents a novel approach on an emerging problem in lead-free reflow soldering technology. The trend of miniaturized SMD device application and the increasing component density cause newfound problems during the reflow process. In this work, the issue of Printed Circuit Board (PCB) shrinkage is inspected in the environment of automotive electronics production. The shrinkage effect results in linear offset on the double sided PCB along the (XY) dimensions during stencil printing of the second reflow pass. The observed phenomenon causes tombstone and bridging failures on specific fine-pitch SMD components. To investigate and obtain deeper understanding of the phenomenon, a new method was developed for the measurement of shrinkage. The novel measurement method is evaluated with a less-productive, but more precise measurement device. With the collected data it is possible to approximate the overall shrinkage of the given product. After introducing a compensation step on the stencil design (based on the measurements), it is possible to significantly reduce the quantity of failures caused by the shrinkage.\",\"PeriodicalId\":267846,\"journal\":{\"name\":\"2013 IEEE 19th International Symposium for Design and Technology in Electronic Packaging (SIITME)\",\"volume\":\"34 4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE 19th International Symposium for Design and Technology in Electronic Packaging (SIITME)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SIITME.2013.6743645\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE 19th International Symposium for Design and Technology in Electronic Packaging (SIITME)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIITME.2013.6743645","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文针对无铅回流焊技术中的一个新问题,提出了一种新颖的方法。SMD器件小型化的趋势和元件密度的不断提高,导致回流过程中出现了新的问题。本文对汽车电子产品生产环境中印刷电路板(PCB)的收缩问题进行了研究。收缩效应导致双面PCB沿(XY)尺寸在第二次回流通道的模板印刷过程中的线性偏移。所观察到的现象会导致特定细间距SMD组件的墓碑故障和桥接故障。为了研究和更深入地了解这一现象,开发了一种测量收缩的新方法。用一种生产率较低但精度较高的测量装置对这种新型测量方法进行了评价。有了收集到的数据,就有可能近似地计算出给定产品的总体收缩。在模板设计上引入补偿步骤(基于测量)后,可以显着减少由收缩引起的故障数量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Reducing lead-free soldering failures caused by Printed Circuit Board shrinkage
The paper presents a novel approach on an emerging problem in lead-free reflow soldering technology. The trend of miniaturized SMD device application and the increasing component density cause newfound problems during the reflow process. In this work, the issue of Printed Circuit Board (PCB) shrinkage is inspected in the environment of automotive electronics production. The shrinkage effect results in linear offset on the double sided PCB along the (XY) dimensions during stencil printing of the second reflow pass. The observed phenomenon causes tombstone and bridging failures on specific fine-pitch SMD components. To investigate and obtain deeper understanding of the phenomenon, a new method was developed for the measurement of shrinkage. The novel measurement method is evaluated with a less-productive, but more precise measurement device. With the collected data it is possible to approximate the overall shrinkage of the given product. After introducing a compensation step on the stencil design (based on the measurements), it is possible to significantly reduce the quantity of failures caused by the shrinkage.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Investigating the mechanical effect of the solder joint thickness with simulation Differential power analysis: Simulated versus experimental attacks Data improvement in lab verification of smart power products using DoE New method for calculating the necessary amount of solder paste for Pin-in-paste technology Lead/Lead Free solder joints comparative shear tests function of working temperature and soldering thermal profile
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1