CMOS逻辑电路中多个卡开故障的测试生成

Jhing-Fa Wang, T. Kuo, Jau-Yien Lee
{"title":"CMOS逻辑电路中多个卡开故障的测试生成","authors":"Jhing-Fa Wang, T. Kuo, Jau-Yien Lee","doi":"10.1109/ASIC.1989.123195","DOIUrl":null,"url":null,"abstract":"A test generation procedure to derive robust two-pattern tests for stuck-open faults is presented, based on the concept of using single-fault test sets for multiple-fault detection. If the tests of all single stuck-open faults at the checkpoints can be obtained, the resulting test set will detect all the multiple stuck-open faults in the circuit. It is shown how the fault selection ordering affects the fault coverage, and a fault selection rule is suggested to improve the test generation and fault coverage. A test generation system based on the test generation procedure and fault selection rule has been implemented in C language on a SUN workstation. Several examples are given to demonstrate the versatility of the test generation procedure.<<ETX>>","PeriodicalId":245997,"journal":{"name":"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,","volume":"67 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-09-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Test generation for multiple stuck-open faults in CMOS logic circuits\",\"authors\":\"Jhing-Fa Wang, T. Kuo, Jau-Yien Lee\",\"doi\":\"10.1109/ASIC.1989.123195\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A test generation procedure to derive robust two-pattern tests for stuck-open faults is presented, based on the concept of using single-fault test sets for multiple-fault detection. If the tests of all single stuck-open faults at the checkpoints can be obtained, the resulting test set will detect all the multiple stuck-open faults in the circuit. It is shown how the fault selection ordering affects the fault coverage, and a fault selection rule is suggested to improve the test generation and fault coverage. A test generation system based on the test generation procedure and fault selection rule has been implemented in C language on a SUN workstation. Several examples are given to demonstrate the versatility of the test generation procedure.<<ETX>>\",\"PeriodicalId\":245997,\"journal\":{\"name\":\"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,\",\"volume\":\"67 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-09-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1989.123195\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1989.123195","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

基于用单故障测试集检测多故障的概念,提出了一种鲁棒双模式卡开故障测试生成方法。如果可以获得检查点上所有单个卡开故障的测试,则得到的测试集将检测电路中所有多个卡开故障。分析了故障选择顺序对故障覆盖率的影响,提出了改进测试生成和故障覆盖率的故障选择规则。在SUN工作站上,用C语言实现了基于测试生成程序和故障选择规则的测试生成系统。给出了几个例子来演示测试生成过程的通用性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Test generation for multiple stuck-open faults in CMOS logic circuits
A test generation procedure to derive robust two-pattern tests for stuck-open faults is presented, based on the concept of using single-fault test sets for multiple-fault detection. If the tests of all single stuck-open faults at the checkpoints can be obtained, the resulting test set will detect all the multiple stuck-open faults in the circuit. It is shown how the fault selection ordering affects the fault coverage, and a fault selection rule is suggested to improve the test generation and fault coverage. A test generation system based on the test generation procedure and fault selection rule has been implemented in C language on a SUN workstation. Several examples are given to demonstrate the versatility of the test generation procedure.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
BiCMOS ASICs: technology and applications Custom RISC has international applications Synthesis of analog ASICs using optimization in conjunction with circuit simulation techniques ECL ASIC, a practical choice of high performance systems In-circuit-emulation in ASIC architectural core designs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1