一种采用传输门开关的节能电源门控绝热电路

D. Zhou, Jianping Hu, Huiying Dong
{"title":"一种采用传输门开关的节能电源门控绝热电路","authors":"D. Zhou, Jianping Hu, Huiying Dong","doi":"10.1109/ICASIC.2007.4415588","DOIUrl":null,"url":null,"abstract":"This paper presents a new power-gating technique for adiabatic circuits to reduce energy loss during idle state. The power-gating switches based on DTGAL (dual transmission gate adiabatic logic) circuits are used to detach adiabatic logic blocks from power-clocks. The energy overhead optimization for the proposed power-gating scheme is investigated. The 8-bit full adders based on DTGAL circuits are verified using the proposed power-gating technique. All circuits are verified using the BSIM3V3 models of TSMC 0.18 mum CMOS technology. Energy loss is reduced greatly by shutting down idle adiabatic logic blocks.","PeriodicalId":120984,"journal":{"name":"2007 7th International Conference on ASIC","volume":"81 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"An energy-efficient power-gating adiabatic circuits using transmission gate switches\",\"authors\":\"D. Zhou, Jianping Hu, Huiying Dong\",\"doi\":\"10.1109/ICASIC.2007.4415588\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a new power-gating technique for adiabatic circuits to reduce energy loss during idle state. The power-gating switches based on DTGAL (dual transmission gate adiabatic logic) circuits are used to detach adiabatic logic blocks from power-clocks. The energy overhead optimization for the proposed power-gating scheme is investigated. The 8-bit full adders based on DTGAL circuits are verified using the proposed power-gating technique. All circuits are verified using the BSIM3V3 models of TSMC 0.18 mum CMOS technology. Energy loss is reduced greatly by shutting down idle adiabatic logic blocks.\",\"PeriodicalId\":120984,\"journal\":{\"name\":\"2007 7th International Conference on ASIC\",\"volume\":\"81 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 7th International Conference on ASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICASIC.2007.4415588\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 7th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASIC.2007.4415588","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

摘要

本文提出了一种用于绝热电路的新型功率门控技术,以减少电路在空闲状态下的能量损失。采用基于DTGAL(双传输门绝热逻辑)电路的功率门开关,将绝热逻辑模块与功率时钟分离。研究了所提出的功率门控方案的能量开销优化问题。采用功率门控技术对基于DTGAL电路的8位全加法器进行了验证。所有电路均采用台积电0.18 mum CMOS技术的BSIM3V3模型进行验证。通过关闭空闲的绝热逻辑块,能量损失大大减少。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An energy-efficient power-gating adiabatic circuits using transmission gate switches
This paper presents a new power-gating technique for adiabatic circuits to reduce energy loss during idle state. The power-gating switches based on DTGAL (dual transmission gate adiabatic logic) circuits are used to detach adiabatic logic blocks from power-clocks. The energy overhead optimization for the proposed power-gating scheme is investigated. The 8-bit full adders based on DTGAL circuits are verified using the proposed power-gating technique. All circuits are verified using the BSIM3V3 models of TSMC 0.18 mum CMOS technology. Energy loss is reduced greatly by shutting down idle adiabatic logic blocks.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Leakage power reduction through dual Vth assignment considering threshold voltage variation Software defined cognitive radios Multi-level signaling for energy-efficient on-chip interconnects An efficient transformation method for DFRM expansions Design, implementation and testing of an IEEE 802.11 b/g baseband chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1