利用TCAD工具对沟槽闸板和沟槽排水系统进行过程仿真

Haipeng Zhang, Lingling Sun, Lifei Jiang, Lijian Ma, Mi Lin
{"title":"利用TCAD工具对沟槽闸板和沟槽排水系统进行过程仿真","authors":"Haipeng Zhang, Lingling Sun, Lifei Jiang, Lijian Ma, Mi Lin","doi":"10.1109/APCCAS.2008.4746201","DOIUrl":null,"url":null,"abstract":"In this paper process simulation of a novel structural Silicon On Insulator (SOI) LIGBT cell with Trench Gate and Field Plate and Trench Drain (TGFPTD) was done in a sequence of advanced SOI CMOS processes with Silvaco TCAD. The simulated results indicate that the proposed TGFPTD SOI LIGBT cell is feasible to be fabricated in advanced SOI CMOS technologies and the vertical channel length of the vertical gate nMOSFET could be reduced to about 170 nm.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"55 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Process simulation of Trench Gate and Plate and Trench Drain SOI NLIGBT with TCAD tools\",\"authors\":\"Haipeng Zhang, Lingling Sun, Lifei Jiang, Lijian Ma, Mi Lin\",\"doi\":\"10.1109/APCCAS.2008.4746201\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper process simulation of a novel structural Silicon On Insulator (SOI) LIGBT cell with Trench Gate and Field Plate and Trench Drain (TGFPTD) was done in a sequence of advanced SOI CMOS processes with Silvaco TCAD. The simulated results indicate that the proposed TGFPTD SOI LIGBT cell is feasible to be fabricated in advanced SOI CMOS technologies and the vertical channel length of the vertical gate nMOSFET could be reduced to about 170 nm.\",\"PeriodicalId\":344917,\"journal\":{\"name\":\"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems\",\"volume\":\"55 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APCCAS.2008.4746201\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.2008.4746201","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文采用先进的SOI CMOS工艺,利用Silvaco TCAD对具有沟槽栅极和场板沟槽漏的新型结构SOI (Silicon On Insulator) light电池(TGFPTD)进行了工艺模拟。仿真结果表明,采用先进的SOI CMOS技术制备TGFPTD SOI light电池是可行的,垂直栅极nMOSFET的垂直沟道长度可缩短至约170 nm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Process simulation of Trench Gate and Plate and Trench Drain SOI NLIGBT with TCAD tools
In this paper process simulation of a novel structural Silicon On Insulator (SOI) LIGBT cell with Trench Gate and Field Plate and Trench Drain (TGFPTD) was done in a sequence of advanced SOI CMOS processes with Silvaco TCAD. The simulated results indicate that the proposed TGFPTD SOI LIGBT cell is feasible to be fabricated in advanced SOI CMOS technologies and the vertical channel length of the vertical gate nMOSFET could be reduced to about 170 nm.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Hardware development for pervasive healthcare systems: Current status and future directions A 0.8V SOP-based cascade multibit delta-sigma modulator for wideband applications A 0.6-V 1.8-μW automatic gain control circuit for digital hearing aid High throughput 32-bit AES implementation in FPGA Unknown response masking with minimized observable response loss and mask data
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1