用于pcm编解码器的非线性量化器过采样Adc

S. Sakiyama, S. Dosho, M. Maruyama, G. Hayashi, S. Inagaki, T. Moriiwa, M. Matsushita, K. Mochizuki, S. Ito
{"title":"用于pcm编解码器的非线性量化器过采样Adc","authors":"S. Sakiyama, S. Dosho, M. Maruyama, G. Hayashi, S. Inagaki, T. Moriiwa, M. Matsushita, K. Mochizuki, S. Ito","doi":"10.1109/VLSIC.1994.586237","DOIUrl":null,"url":null,"abstract":"This piper clescrihes rtri overxinipling cinnlog-io-digitctl converter (ADC) suiirible for PCM codecs. Non-linear 5-level quctrttiier is iiiipleiiwiied to the itoise-s/iaping modulator. This ADC cun sciti.$fi the specifications of CCITT G. 712. in .siii/e of using ,firs[ order delta-siRma irioddrttor rinc/'reniiie.s low xwer opemfiori. This clrip is fdJriccitcd in O.t+iii dou/i/e-po/y (im/ dr,uL/e-rnetci[ CMOS lirocess orid occupies clrip urefi of 1Snim2. The ruri.riinuni power consurnpiion is 12.8m W with u single +3Vporver supply iwludirig DAC ciml TONE genercttor. INTHODUCTION Oversampling ADCs and DACs usin second order delta-sigma modulatorsl) or interpolation modulators8 have been developed for applying PCM codecs along with the progress of VLSI technology. However. the second order delta-sigma modulator requires sever specifications\",, for SCF circuits such as high low-frequency open-loop voltage gain over 70dB for each operational amplifiers, small settling error lower than O.S%, and small relative enor of capacitors less than 0.2%. Hence it is difficult to realize operational amplifiers satisfying these severe specifications with low power consumption. The interpolation modulator needs the local DAC having 7b equivalent precision and it causes large area of analog circuits compared with other oversampling techniques. Thus we have proposed a new conversion scheme of ADC suitable for PCM codecs with paying attention to the SNR specifications defined as CCITT G.7 12. As a result, it can satisfy the needed SNR by introducing the non-linear S-level quantizer, in spite of using the first order delta-sigma modulator.","PeriodicalId":350730,"journal":{"name":"Proceedings of 1994 IEEE Symposium on VLSI Circuits","volume":"88 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An Oversampling Adc With Non-linear Quantizer For Pcm-codec\",\"authors\":\"S. Sakiyama, S. Dosho, M. Maruyama, G. Hayashi, S. Inagaki, T. Moriiwa, M. Matsushita, K. Mochizuki, S. Ito\",\"doi\":\"10.1109/VLSIC.1994.586237\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This piper clescrihes rtri overxinipling cinnlog-io-digitctl converter (ADC) suiirible for PCM codecs. Non-linear 5-level quctrttiier is iiiipleiiwiied to the itoise-s/iaping modulator. This ADC cun sciti.$fi the specifications of CCITT G. 712. in .siii/e of using ,firs[ order delta-siRma irioddrttor rinc/'reniiie.s low xwer opemfiori. This clrip is fdJriccitcd in O.t+iii dou/i/e-po/y (im/ dr,uL/e-rnetci[ CMOS lirocess orid occupies clrip urefi of 1Snim2. The ruri.riinuni power consurnpiion is 12.8m W with u single +3Vporver supply iwludirig DAC ciml TONE genercttor. INTHODUCTION Oversampling ADCs and DACs usin second order delta-sigma modulatorsl) or interpolation modulators8 have been developed for applying PCM codecs along with the progress of VLSI technology. However. the second order delta-sigma modulator requires sever specifications\\\",, for SCF circuits such as high low-frequency open-loop voltage gain over 70dB for each operational amplifiers, small settling error lower than O.S%, and small relative enor of capacitors less than 0.2%. Hence it is difficult to realize operational amplifiers satisfying these severe specifications with low power consumption. The interpolation modulator needs the local DAC having 7b equivalent precision and it causes large area of analog circuits compared with other oversampling techniques. Thus we have proposed a new conversion scheme of ADC suitable for PCM codecs with paying attention to the SNR specifications defined as CCITT G.7 12. As a result, it can satisfy the needed SNR by introducing the non-linear S-level quantizer, in spite of using the first order delta-sigma modulator.\",\"PeriodicalId\":350730,\"journal\":{\"name\":\"Proceedings of 1994 IEEE Symposium on VLSI Circuits\",\"volume\":\"88 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-06-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 1994 IEEE Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1994.586237\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1994 IEEE Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1994.586237","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文介绍了一种适用于PCM编解码器的三倍倍线性对数-数字转换器(ADC)。将非线性五电平刻度器连接到单频/单频调制器上。这个ADC是科学的。$fi CCITT G. 712的规格。在使用一阶delta- sima的情况下,一阶delta- sima是一阶delta- sima。这是一个很低的答案。这个clrip fdJriccitcd职能治疗师+三世窦/我/ e-po / y (im /博士,uL / e-rnetci [CMOS lirocess orid占据clrip urefi 1 snim2。ruri。整机功耗为128m W,单台+ 3v电源,包括DAC和TONE发电机。随着超大规模集成电路技术的进步,用于PCM编解码器的过采样adc和二阶δ - σ调制器或插值调制器已被开发出来。然而。二阶δ - σ调制器对SCF电路有严格的要求,如每个运算放大器的高低频开环电压增益大于70dB,沉降误差小于os %,电容器的相对误差小于0.2%。因此,实现满足这些严格要求的低功耗运算放大器是很困难的。插值调制器需要具有7b等效精度的本地DAC,与其他过采样技术相比,它会造成较大的模拟电路面积。因此,我们提出了一种新的ADC转换方案,适用于PCM编解码器,并注意CCITT G.7 12定义的信噪比规范。结果表明,尽管使用一阶δ - σ调制器,但通过引入非线性s级量化器可以满足所需的信噪比。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An Oversampling Adc With Non-linear Quantizer For Pcm-codec
This piper clescrihes rtri overxinipling cinnlog-io-digitctl converter (ADC) suiirible for PCM codecs. Non-linear 5-level quctrttiier is iiiipleiiwiied to the itoise-s/iaping modulator. This ADC cun sciti.$fi the specifications of CCITT G. 712. in .siii/e of using ,firs[ order delta-siRma irioddrttor rinc/'reniiie.s low xwer opemfiori. This clrip is fdJriccitcd in O.t+iii dou/i/e-po/y (im/ dr,uL/e-rnetci[ CMOS lirocess orid occupies clrip urefi of 1Snim2. The ruri.riinuni power consurnpiion is 12.8m W with u single +3Vporver supply iwludirig DAC ciml TONE genercttor. INTHODUCTION Oversampling ADCs and DACs usin second order delta-sigma modulatorsl) or interpolation modulators8 have been developed for applying PCM codecs along with the progress of VLSI technology. However. the second order delta-sigma modulator requires sever specifications",, for SCF circuits such as high low-frequency open-loop voltage gain over 70dB for each operational amplifiers, small settling error lower than O.S%, and small relative enor of capacitors less than 0.2%. Hence it is difficult to realize operational amplifiers satisfying these severe specifications with low power consumption. The interpolation modulator needs the local DAC having 7b equivalent precision and it causes large area of analog circuits compared with other oversampling techniques. Thus we have proposed a new conversion scheme of ADC suitable for PCM codecs with paying attention to the SNR specifications defined as CCITT G.7 12. As a result, it can satisfy the needed SNR by introducing the non-linear S-level quantizer, in spite of using the first order delta-sigma modulator.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Circuit Techniques For An 8-ns Ecl 100K Compatible 3.3v 16mb Bicmos Sram With Minimum Operation Voltage Of 2.3v A 15- 150mhz, All-Digital Phase-Locked Loop with 50-Cycle Lock Time for High-Performance Low-Power Microprocessors A Digital Self Compensation Circuit for High Speed D/a Converters A 110 mhz Mpeg2 Variable Length Decoder LSI A 200mhz 16mbit Synchronous Dram With Block Access Mode
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1