用于后端良率改进的基础设施IP

L. Forli, J. Portal, D. Née, B. Borot
{"title":"用于后端良率改进的基础设施IP","authors":"L. Forli, J. Portal, D. Née, B. Borot","doi":"10.1109/TEST.2003.1271101","DOIUrl":null,"url":null,"abstract":"The objective of this paper is to present an infrastructure IP (I-IP) designed to characterize yield loss in the process back-end. The I-IP structure is described in using a bottom-up approach with emphasis on its scalability. Using this infrastructure IP, the defect density tracking as well as the test and diagnosis of process back-end critical parameters can be quickly and easily performed. To reach this goal, the test flow and its related signature extraction is given. Thus, the use of this I-IP allows to improve the manufacturing process by diagnosing the back-end yield loss.","PeriodicalId":236182,"journal":{"name":"International Test Conference, 2003. Proceedings. ITC 2003.","volume":"48 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-09-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Infrastructure IP for back-end yield improvement\",\"authors\":\"L. Forli, J. Portal, D. Née, B. Borot\",\"doi\":\"10.1109/TEST.2003.1271101\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The objective of this paper is to present an infrastructure IP (I-IP) designed to characterize yield loss in the process back-end. The I-IP structure is described in using a bottom-up approach with emphasis on its scalability. Using this infrastructure IP, the defect density tracking as well as the test and diagnosis of process back-end critical parameters can be quickly and easily performed. To reach this goal, the test flow and its related signature extraction is given. Thus, the use of this I-IP allows to improve the manufacturing process by diagnosing the back-end yield loss.\",\"PeriodicalId\":236182,\"journal\":{\"name\":\"International Test Conference, 2003. Proceedings. ITC 2003.\",\"volume\":\"48 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-09-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Test Conference, 2003. Proceedings. ITC 2003.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TEST.2003.1271101\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Test Conference, 2003. Proceedings. ITC 2003.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEST.2003.1271101","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文的目的是提出一个基础设施IP (I-IP),旨在描述过程后端的产量损失。使用自下而上的方法描述I-IP结构,并强调其可扩展性。使用此基础IP,可以快速、轻松地执行缺陷密度跟踪以及过程后端关键参数的测试和诊断。为了实现这一目标,给出了测试流程及其相关的签名提取。因此,使用这种I-IP可以通过诊断后端良率损失来改进制造过程。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Infrastructure IP for back-end yield improvement
The objective of this paper is to present an infrastructure IP (I-IP) designed to characterize yield loss in the process back-end. The I-IP structure is described in using a bottom-up approach with emphasis on its scalability. Using this infrastructure IP, the defect density tracking as well as the test and diagnosis of process back-end critical parameters can be quickly and easily performed. To reach this goal, the test flow and its related signature extraction is given. Thus, the use of this I-IP allows to improve the manufacturing process by diagnosing the back-end yield loss.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Fault pattern oriented defect diagnosis for memories A built-in self-repair scheme for semiconductor memories with 2-d redundancy Cost-effective approach for reducing soft error failure rate in logic circuits A new maximal diagnosis algorithm for bus-structured systems Test vector generation based on correlation model for ratio-I/sub DDQ/
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1