采用双环单周期控制的标准数字CMOS工艺快速自适应DC-DC转换

D. Ma, W. Ki, C. Tsui
{"title":"采用双环单周期控制的标准数字CMOS工艺快速自适应DC-DC转换","authors":"D. Ma, W. Ki, C. Tsui","doi":"10.1109/ASPDAC.2004.1337638","DOIUrl":null,"url":null,"abstract":"An adaptive switching convener is presented. It adopts a dual-loop one-cycle control for right line and load regularion, while reruining f a t response and good stabilify. DC level shijiing technique eliminates the use of negative supply voltage and enables both continuous and discontinuous conduction operation. Error correction loops greatly tightens output voltage regulation. mnamic loss control funher improves the eficiency for a wide power range. The conveticr was fabricated wirh a srondard 0 . 5 d~igi ral CMOS process. The ourput voltage cm vary from 0.9V ro 2.W wirh n tracking speed of less than 14pdV for a step change of 1.6V. Maximum efliciency of 93.7% is achieved ond high efliciency above 75% is retained over an output power of l0mW to 45OmW.","PeriodicalId":426349,"journal":{"name":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","volume":"45 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-01-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Fast adaptive DC-DC conversion using dual-loop one-cycle control in standard digital CMOS process\",\"authors\":\"D. Ma, W. Ki, C. Tsui\",\"doi\":\"10.1109/ASPDAC.2004.1337638\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An adaptive switching convener is presented. It adopts a dual-loop one-cycle control for right line and load regularion, while reruining f a t response and good stabilify. DC level shijiing technique eliminates the use of negative supply voltage and enables both continuous and discontinuous conduction operation. Error correction loops greatly tightens output voltage regulation. mnamic loss control funher improves the eficiency for a wide power range. The conveticr was fabricated wirh a srondard 0 . 5 d~igi ral CMOS process. The ourput voltage cm vary from 0.9V ro 2.W wirh n tracking speed of less than 14pdV for a step change of 1.6V. Maximum efliciency of 93.7% is achieved ond high efliciency above 75% is retained over an output power of l0mW to 45OmW.\",\"PeriodicalId\":426349,\"journal\":{\"name\":\"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)\",\"volume\":\"45 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-01-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASPDAC.2004.1337638\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASPDAC.2004.1337638","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

提出了一种自适应开关召集器。采用双环单周期控制,对线路和负载进行调节,同时具有良好的响应性和稳定性。直流电平施电技术消除了负电源电压的使用,可以实现连续和间断的导通操作。纠错回路大大加强了输出电压的调节。动态损耗控制进一步提高了宽功率范围的效率。该传送带是用标准的0。5 d~igi CMOS工艺。输出电压从0.9V到2不等。跟踪速度小于14pdV,阶跃变化为1.6V。在输出功率为10mw ~ 45OmW的情况下,最高效率可达93.7%,效率保持在75%以上。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Fast adaptive DC-DC conversion using dual-loop one-cycle control in standard digital CMOS process
An adaptive switching convener is presented. It adopts a dual-loop one-cycle control for right line and load regularion, while reruining f a t response and good stabilify. DC level shijiing technique eliminates the use of negative supply voltage and enables both continuous and discontinuous conduction operation. Error correction loops greatly tightens output voltage regulation. mnamic loss control funher improves the eficiency for a wide power range. The conveticr was fabricated wirh a srondard 0 . 5 d~igi ral CMOS process. The ourput voltage cm vary from 0.9V ro 2.W wirh n tracking speed of less than 14pdV for a step change of 1.6V. Maximum efliciency of 93.7% is achieved ond high efliciency above 75% is retained over an output power of l0mW to 45OmW.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Fixed-outline floorplanning through evolutionary search Optimal design of high fan-in multiplexers via mixed-integer nonlinear programming A V/sub DD/ and temperature independent CMOS voltage reference circuit Energy efficient code generation exploiting reduced bit-width instruction set architectures (rISA) Improvement of saturation characteristics of a frequency-demodulation CMOS image sensor
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1