一种包含操作灵敏度的模拟模块发生器

S. Somanchi, M. Manwaring, M. F. Chowdhury
{"title":"一种包含操作灵敏度的模拟模块发生器","authors":"S. Somanchi, M. Manwaring, M. F. Chowdhury","doi":"10.1109/ASIC.1989.123243","DOIUrl":null,"url":null,"abstract":"The stringent requirement of precision in the design of analog integrated circuit layout for correct functionality and reasonable performance warrant the use of parameterized module generators. A methodology for the design of a module generator is developed which outputs the mask-level topological description of the layout of the specified analog circuit and a (circuit-level) simulation model that includes the operational sensitivities of the circuit. The effectiveness of this methodology is demonstrated by the example of a generator for an operational transconductance amplifier.<<ETX>>","PeriodicalId":245997,"journal":{"name":"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-09-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An analog module generator that includes operational sensitivities\",\"authors\":\"S. Somanchi, M. Manwaring, M. F. Chowdhury\",\"doi\":\"10.1109/ASIC.1989.123243\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The stringent requirement of precision in the design of analog integrated circuit layout for correct functionality and reasonable performance warrant the use of parameterized module generators. A methodology for the design of a module generator is developed which outputs the mask-level topological description of the layout of the specified analog circuit and a (circuit-level) simulation model that includes the operational sensitivities of the circuit. The effectiveness of this methodology is demonstrated by the example of a generator for an operational transconductance amplifier.<<ETX>>\",\"PeriodicalId\":245997,\"journal\":{\"name\":\"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-09-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1989.123243\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1989.123243","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

模拟集成电路布置图设计对精度的严格要求是功能正确、性能合理,因此需要使用参数化模块发生器。开发了一种模块生成器的设计方法,该方法输出指定模拟电路布局的掩模级拓扑描述和包含电路操作灵敏度的(电路级)仿真模型。该方法的有效性通过一个操作跨导放大器的发电机的例子得到了验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An analog module generator that includes operational sensitivities
The stringent requirement of precision in the design of analog integrated circuit layout for correct functionality and reasonable performance warrant the use of parameterized module generators. A methodology for the design of a module generator is developed which outputs the mask-level topological description of the layout of the specified analog circuit and a (circuit-level) simulation model that includes the operational sensitivities of the circuit. The effectiveness of this methodology is demonstrated by the example of a generator for an operational transconductance amplifier.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
BiCMOS ASICs: technology and applications Custom RISC has international applications Synthesis of analog ASICs using optimization in conjunction with circuit simulation techniques ECL ASIC, a practical choice of high performance systems In-circuit-emulation in ASIC architectural core designs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1