集成存储阵列处理器和实时视觉系统的车辆控制

S. Okazaki, Y. Fujita, T. Ikeda
{"title":"集成存储阵列处理器和实时视觉系统的车辆控制","authors":"S. Okazaki, Y. Fujita, T. Ikeda","doi":"10.1109/VNIS.1994.396857","DOIUrl":null,"url":null,"abstract":"This paper describes the integrated memory array processor architecture (IMAP), which enables high-speed image processing in compact implementation, and its application to real-time image processing for vision-based vehicle control and traffic surveillance systems. IMAP integrates three fundamental functions for image processing, i.e. a large capacity image memory, a processing array and input/output shift registers. The prototype LSI integrates eight 8-bit processors and a 144 Kbit SRAM on a single chip, where the processors operates in SIMD manner at 200 MIPS (25 MHz). Since the on-chip image memory can be accessed by external devices independently of the internal processing, the prototype LSI can be used as an intelligent VRAM. The real-time vision system (RVS) has been developed by using 64 prototype LSIs connected in series. The RVS is a 512-processor SIMD system whose peak performance reaches 7.7 GIPS at 15 MHz clock. RVS performance is also shown in basic low-level image processings which are useful for vision-based vehicle control and traffic surveillance systems. RVS executes most of them in about one millisecond.<<ETX>>","PeriodicalId":338322,"journal":{"name":"Proceedings of VNIS'94 - 1994 Vehicle Navigation and Information Systems Conference","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-08-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Integrated memory array processor and real-time vision system for vehicle control\",\"authors\":\"S. Okazaki, Y. Fujita, T. Ikeda\",\"doi\":\"10.1109/VNIS.1994.396857\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes the integrated memory array processor architecture (IMAP), which enables high-speed image processing in compact implementation, and its application to real-time image processing for vision-based vehicle control and traffic surveillance systems. IMAP integrates three fundamental functions for image processing, i.e. a large capacity image memory, a processing array and input/output shift registers. The prototype LSI integrates eight 8-bit processors and a 144 Kbit SRAM on a single chip, where the processors operates in SIMD manner at 200 MIPS (25 MHz). Since the on-chip image memory can be accessed by external devices independently of the internal processing, the prototype LSI can be used as an intelligent VRAM. The real-time vision system (RVS) has been developed by using 64 prototype LSIs connected in series. The RVS is a 512-processor SIMD system whose peak performance reaches 7.7 GIPS at 15 MHz clock. RVS performance is also shown in basic low-level image processings which are useful for vision-based vehicle control and traffic surveillance systems. RVS executes most of them in about one millisecond.<<ETX>>\",\"PeriodicalId\":338322,\"journal\":{\"name\":\"Proceedings of VNIS'94 - 1994 Vehicle Navigation and Information Systems Conference\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-08-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of VNIS'94 - 1994 Vehicle Navigation and Information Systems Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VNIS.1994.396857\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of VNIS'94 - 1994 Vehicle Navigation and Information Systems Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VNIS.1994.396857","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了集成存储阵列处理器架构(IMAP),该架构能够实现紧凑的高速图像处理,并将其应用于基于视觉的车辆控制和交通监控系统的实时图像处理。IMAP集成了图像处理的三个基本功能,即大容量图像存储器、处理阵列和输入/输出移位寄存器。原型LSI集成了8个8位处理器和一个144kbit SRAM在一个芯片上,其中处理器以200 MIPS (25 MHz)的SIMD方式工作。由于片上图像存储器可以独立于内部处理而被外部设备访问,因此原型LSI可以用作智能VRAM。实时视觉系统(RVS)由64个原型lsi串联而成。RVS是一个512处理器的SIMD系统,在15 MHz时钟下的峰值性能达到7.7 GIPS。RVS的性能还显示在基本的低级图像处理中,这对基于视觉的车辆控制和交通监控系统很有用。RVS在大约一毫秒内执行其中的大部分
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Integrated memory array processor and real-time vision system for vehicle control
This paper describes the integrated memory array processor architecture (IMAP), which enables high-speed image processing in compact implementation, and its application to real-time image processing for vision-based vehicle control and traffic surveillance systems. IMAP integrates three fundamental functions for image processing, i.e. a large capacity image memory, a processing array and input/output shift registers. The prototype LSI integrates eight 8-bit processors and a 144 Kbit SRAM on a single chip, where the processors operates in SIMD manner at 200 MIPS (25 MHz). Since the on-chip image memory can be accessed by external devices independently of the internal processing, the prototype LSI can be used as an intelligent VRAM. The real-time vision system (RVS) has been developed by using 64 prototype LSIs connected in series. The RVS is a 512-processor SIMD system whose peak performance reaches 7.7 GIPS at 15 MHz clock. RVS performance is also shown in basic low-level image processings which are useful for vision-based vehicle control and traffic surveillance systems. RVS executes most of them in about one millisecond.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Advanced coordination between a traffic control center and its supporting units Experimental analysis approach to analyze dynamic route choice behavior of driver with travel time information Mobile data communications and electronic data interchange for small and medium size road transport enterprises in Europe: the METAFORA pilots Reactive user optimum and predictive user optimum in dynamic traffic assignment Incident prediction by fuzzy image sequence analysis
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1