一个110 db动态范围，76 db峰值信噪比压缩音频应用连续时间调制器

2012 25th International Conference on VLSI Design Pub Date : 2012-01-07 DOI:10.1109/VLSID.2012.45

Saravana Kumar, S. Chatterjee

{"title":"一个110 db动态范围，76 db峰值信噪比压缩音频应用连续时间调制器","authors":"Saravana Kumar, S. Chatterjee","doi":"10.1109/VLSID.2012.45","DOIUrl":null,"url":null,"abstract":"This paper presents a companding continuous-time ΔΣ ADC for audio applications. The 3rd-order modulator uses a 3-bit companding quantizer and has an over sampling rate of 64. The companding quantizer is implemented by a log amplifier followed by a flash ADC. The modulator, in simulation, achieves a peak signal-to-noise ratio of 76 dB, a dynamic range of 110 dB in a 24 kHz bandwidth and dissipates 860 μW of power.","PeriodicalId":405021,"journal":{"name":"2012 25th International Conference on VLSI Design","volume":"89 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-01-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A 110-dB Dynamic Range, 76-dB Peak SNR Companding Continuous-Time ?S Modulator for Audio Applications\",\"authors\":\"Saravana Kumar, S. Chatterjee\",\"doi\":\"10.1109/VLSID.2012.45\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a companding continuous-time ΔΣ ADC for audio applications. The 3rd-order modulator uses a 3-bit companding quantizer and has an over sampling rate of 64. The companding quantizer is implemented by a log amplifier followed by a flash ADC. The modulator, in simulation, achieves a peak signal-to-noise ratio of 76 dB, a dynamic range of 110 dB in a 24 kHz bandwidth and dissipates 860 μW of power.\",\"PeriodicalId\":405021,\"journal\":{\"name\":\"2012 25th International Conference on VLSI Design\",\"volume\":\"89 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-01-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 25th International Conference on VLSI Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSID.2012.45\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 25th International Conference on VLSI Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSID.2012.45","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

本文提出了一种用于音频应用的扩展连续时间ΔΣ模数转换器。三阶调制器采用3位压缩量化器，过采样率为64。压缩量化器由一个对数放大器和一个闪存ADC实现。仿真结果表明，该调制器在24 kHz带宽下的峰值信噪比为76 dB，动态范围为110 dB，功耗为860 μW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

A 110-dB Dynamic Range, 76-dB Peak SNR Companding Continuous-Time ?S Modulator for Audio Applications

This paper presents a companding continuous-time ΔΣ ADC for audio applications. The 3rd-order modulator uses a 3-bit companding quantizer and has an over sampling rate of 64. The companding quantizer is implemented by a log amplifier followed by a flash ADC. The modulator, in simulation, achieves a peak signal-to-noise ratio of 76 dB, a dynamic range of 110 dB in a 24 kHz bandwidth and dissipates 860 μW of power.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2012 25th International Conference on VLSI Design

自引率

0.00%

发文量