P. Kirsch, R. Hill, J. Huang, W. Loh, T. Kim, M. Wong, B. Min, C. Huffman, D. Veksler, C. Young, K. Ang, I. Ali, R. T. Lee, T. Ngai, A. Wang, W. Wang, T. Cunningham, Y. T. Chen, P. Hung, E. Bersch, B. Sassman, M. Cruz, S. Trammell, R. Droopad, S. Oktybrysky, J. Lee, G. Bersuker, C. Hobbs, R. Jammy
{"title":"先进CMOS逻辑中III-V材料的挑战","authors":"P. Kirsch, R. Hill, J. Huang, W. Loh, T. Kim, M. Wong, B. Min, C. Huffman, D. Veksler, C. Young, K. Ang, I. Ali, R. T. Lee, T. Ngai, A. Wang, W. Wang, T. Cunningham, Y. T. Chen, P. Hung, E. Bersch, B. Sassman, M. Cruz, S. Trammell, R. Droopad, S. Oktybrysky, J. Lee, G. Bersuker, C. Hobbs, R. Jammy","doi":"10.1109/VLSI-TSA.2012.6210160","DOIUrl":null,"url":null,"abstract":"The superior transport properties of III-V materials are promising candidates to achieve improved performance at low power. This paper examines the module challenges of III-V materials in advanced CMOS at or beyond the 10 nm technology node, and reports VLSI compatible epi, junction, contact and gate stack process modules with Xj<;60;10nm, N<sub>D</sub>=5×10<sup>19</sup> cm<sup>-3</sup>, ρ<sub>c</sub>= 6Ω.μm<sup>2</sup> and Dit = 4×10<sup>12</sup> eV<sup>-1</sup> cm<sup>-2</sup>. Si VLSI fab and ESH protocols have been developed to enable advanced process flows.","PeriodicalId":388574,"journal":{"name":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Challenges of III–V materials in advanced CMOS logic\",\"authors\":\"P. Kirsch, R. Hill, J. Huang, W. Loh, T. Kim, M. Wong, B. Min, C. Huffman, D. Veksler, C. Young, K. Ang, I. Ali, R. T. Lee, T. Ngai, A. Wang, W. Wang, T. Cunningham, Y. T. Chen, P. Hung, E. Bersch, B. Sassman, M. Cruz, S. Trammell, R. Droopad, S. Oktybrysky, J. Lee, G. Bersuker, C. Hobbs, R. Jammy\",\"doi\":\"10.1109/VLSI-TSA.2012.6210160\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The superior transport properties of III-V materials are promising candidates to achieve improved performance at low power. This paper examines the module challenges of III-V materials in advanced CMOS at or beyond the 10 nm technology node, and reports VLSI compatible epi, junction, contact and gate stack process modules with Xj<;60;10nm, N<sub>D</sub>=5×10<sup>19</sup> cm<sup>-3</sup>, ρ<sub>c</sub>= 6Ω.μm<sup>2</sup> and Dit = 4×10<sup>12</sup> eV<sup>-1</sup> cm<sup>-2</sup>. Si VLSI fab and ESH protocols have been developed to enable advanced process flows.\",\"PeriodicalId\":388574,\"journal\":{\"name\":\"Proceedings of Technical Program of 2012 VLSI Technology, System and Application\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-04-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of Technical Program of 2012 VLSI Technology, System and Application\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI-TSA.2012.6210160\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-TSA.2012.6210160","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
摘要
III-V材料优越的输运特性有望在低功率下实现更好的性能。本文研究了III-V材料在10纳米或以上技术节点的先进CMOS中的模块挑战，并报道了XjD=5×1019 cm-3， ρc= 6Ω的VLSI兼容epi，结，触点和栅极堆栈工艺模块。μm2, Dit = 4×1012 eV-1 cm-2。Si VLSI晶圆厂和ESH协议已经开发，以实现先进的工艺流程。
Challenges of III–V materials in advanced CMOS logic
The superior transport properties of III-V materials are promising candidates to achieve improved performance at low power. This paper examines the module challenges of III-V materials in advanced CMOS at or beyond the 10 nm technology node, and reports VLSI compatible epi, junction, contact and gate stack process modules with Xj<;60;10nm, ND=5×1019 cm-3, ρc= 6Ω.μm2 and Dit = 4×1012 eV-1 cm-2. Si VLSI fab and ESH protocols have been developed to enable advanced process flows.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
