8ns 64K BiCMOS SRAM

H. Miwa, K. Tsuruoka, K. Yamauchi, H. Endoh, M. Odaka, Y. Saito
{"title":"8ns 64K BiCMOS SRAM","authors":"H. Miwa, K. Tsuruoka, K. Yamauchi, H. Endoh, M. Odaka, Y. Saito","doi":"10.1109/VLSIC.1988.1037405","DOIUrl":null,"url":null,"abstract":"INTRODUCTION S ince Bi-CMOS technology employs h ighd r i v a b i l i t y g a t e c i r c u i t s and h i g h s e n s i t i v i t y Sense c i r c u i t s , h i g h e r speed memory c i r c u i t s than t h o s e through CMOS p r o c e s s technology can b e ach ieved . This paper d e s c r i b e s 64K TTL SRAM d e s i g n us ing 1 . 3 u m Hi-BiCMOS technology. A 16Kw x 4b o r 64Kw x Ib RAM i s c o n f i g u r a b l e by changing t h e w i r i n g l a y e r c o n f i g u r a t i o n . I n t h i s R A M , t he c u r r e n t source c i r c u i t i s s t a b i l i z e d a g a i n s t power-supply v o l t a g e Vcc and t empera tu re so t h a t i n c r e a s e i n a c c e s s t ime a s we l l a s i n power consumption under t h e wors t c o n d i t i o n s a r e minimized. The a d d r e s s a c c e s s time of t h e RAM i s 8 .0 ns and t h e a c t i v e c u r r e n t i s 45 mA under the c o n d i t i o n s of Vcc=5.0 V , Ta=25\"C, and 50 M H r .","PeriodicalId":115887,"journal":{"name":"Symposium 1988 on VLSI Circuits","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"8ns 64K BiCMOS SRAM's\",\"authors\":\"H. Miwa, K. Tsuruoka, K. Yamauchi, H. Endoh, M. Odaka, Y. Saito\",\"doi\":\"10.1109/VLSIC.1988.1037405\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"INTRODUCTION S ince Bi-CMOS technology employs h ighd r i v a b i l i t y g a t e c i r c u i t s and h i g h s e n s i t i v i t y Sense c i r c u i t s , h i g h e r speed memory c i r c u i t s than t h o s e through CMOS p r o c e s s technology can b e ach ieved . This paper d e s c r i b e s 64K TTL SRAM d e s i g n us ing 1 . 3 u m Hi-BiCMOS technology. A 16Kw x 4b o r 64Kw x Ib RAM i s c o n f i g u r a b l e by changing t h e w i r i n g l a y e r c o n f i g u r a t i o n . I n t h i s R A M , t he c u r r e n t source c i r c u i t i s s t a b i l i z e d a g a i n s t power-supply v o l t a g e Vcc and t empera tu re so t h a t i n c r e a s e i n a c c e s s t ime a s we l l a s i n power consumption under t h e wors t c o n d i t i o n s a r e minimized. The a d d r e s s a c c e s s time of t h e RAM i s 8 .0 ns and t h e a c t i v e c u r r e n t i s 45 mA under the c o n d i t i o n s of Vcc=5.0 V , Ta=25\\\"C, and 50 M H r .\",\"PeriodicalId\":115887,\"journal\":{\"name\":\"Symposium 1988 on VLSI Circuits\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Symposium 1988 on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1988.1037405\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium 1988 on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1988.1037405","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

引言 由于 Bi-CMOS 技术采用了高速存储器和高速传感存储器,因此可以实现比 CMOS p r o c e s s 技术更快的存储器速度。本文利用 1 .3 u m Hi-BiCMOS 技术。16Kw x 4b 或 64Kw x Ib RAM 可通过改变存储容量来实现。在这种 R A M 中,c u r r e n t c i r c u i t i s t a b i l i z e d a g a i n s t power-supply v o l t a g e Vcc and t empera tu re so so t h a t i n c r e a s e i n a c c e s time a s we l l a s i n power consumption under t h e wors t c o n d i t i o n s a r e minimized.在 Vcc=5.0 V、Ta=25 "C 和 50 M H r 的条件下,RAM 的启动时间为 8.0 ns,功耗为 45 mA。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
8ns 64K BiCMOS SRAM's
INTRODUCTION S ince Bi-CMOS technology employs h ighd r i v a b i l i t y g a t e c i r c u i t s and h i g h s e n s i t i v i t y Sense c i r c u i t s , h i g h e r speed memory c i r c u i t s than t h o s e through CMOS p r o c e s s technology can b e ach ieved . This paper d e s c r i b e s 64K TTL SRAM d e s i g n us ing 1 . 3 u m Hi-BiCMOS technology. A 16Kw x 4b o r 64Kw x Ib RAM i s c o n f i g u r a b l e by changing t h e w i r i n g l a y e r c o n f i g u r a t i o n . I n t h i s R A M , t he c u r r e n t source c i r c u i t i s s t a b i l i z e d a g a i n s t power-supply v o l t a g e Vcc and t empera tu re so t h a t i n c r e a s e i n a c c e s s t ime a s we l l a s i n power consumption under t h e wors t c o n d i t i o n s a r e minimized. The a d d r e s s a c c e s s time of t h e RAM i s 8 .0 ns and t h e a c t i v e c u r r e n t i s 45 mA under the c o n d i t i o n s of Vcc=5.0 V , Ta=25"C, and 50 M H r .
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A new CR-delay circuit technology for high-density and high-speed DRAMs Using active components to perform voltage division in digital-to-analog conversion A 50 dB variable gain amplifier using parasitic bipolar transistors in CMOS Design of a 32bit microprocessor, TX1 A single-chip adaptive DPCM intrafield video codec
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1