MOS/LSI模拟与数字信号处理器的性能比较

ESSCIRC 80: 6th European Solid State Circuits Conference Pub Date : 1980-09-01 DOI:10.1109/ESSCIRC.1980.5468803

B. Hosticka

{"title":"MOS/LSI模拟与数字信号处理器的性能比较","authors":"B. Hosticka","doi":"10.1109/ESSCIRC.1980.5468803","DOIUrl":null,"url":null,"abstract":"Analog and digital signal processing are compared using hypothetical switched-capacitor analog and serial-parallel pipeline digital multipliers integrated in the same technology. It is shown that the analog multiplier has the same power-delay product as digital multipliers and can be thought of as a serial-serial digital multiplier.","PeriodicalId":168272,"journal":{"name":"ESSCIRC 80: 6th European Solid State Circuits Conference","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1980-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Performance Comparison of MOS/LSI Analog and Digital Signal Processors\",\"authors\":\"B. Hosticka\",\"doi\":\"10.1109/ESSCIRC.1980.5468803\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Analog and digital signal processing are compared using hypothetical switched-capacitor analog and serial-parallel pipeline digital multipliers integrated in the same technology. It is shown that the analog multiplier has the same power-delay product as digital multipliers and can be thought of as a serial-serial digital multiplier.\",\"PeriodicalId\":168272,\"journal\":{\"name\":\"ESSCIRC 80: 6th European Solid State Circuits Conference\",\"volume\":\"34 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1980-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC 80: 6th European Solid State Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.1980.5468803\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 80: 6th European Solid State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.1980.5468803","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 4

摘要

利用假设的开关电容模拟和串行并行管道数字乘法器集成在同一技术中，对模拟和数字信号处理进行了比较。结果表明，模拟乘法器与数字乘法器具有相同的功率延迟积，可以看作是串行数字乘法器。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Performance Comparison of MOS/LSI Analog and Digital Signal Processors

Analog and digital signal processing are compared using hypothetical switched-capacitor analog and serial-parallel pipeline digital multipliers integrated in the same technology. It is shown that the analog multiplier has the same power-delay product as digital multipliers and can be thought of as a serial-serial digital multiplier.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

ESSCIRC 80: 6th European Solid State Circuits Conference

自引率

0.00%

发文量

期刊最新文献

Chip Design in an Advanced CMOS Technology High Speed High Density Poly I2L Subscribers' Connection Units (S.C.U.) PER-Channel CODEC/Filter A 1.5 V, Single-Supply, One-Transistor CMOS EEPROM