工业硬件设计中的模型校核

32nd Design Automation Conference Pub Date : 1900-01-01 DOI:10.1145/217474.217545

J. Bormann, Jörg Lohse, M. Payer, G. Venzl

{"title":"工业硬件设计中的模型校核","authors":"J. Bormann, Jörg Lohse, M. Payer, G. Venzl","doi":"10.1145/217474.217545","DOIUrl":null,"url":null,"abstract":"This paper describes how model checking has been integrated into an industrial hardware design process. We present an application oriented specification language for assumption/commitment style properties and an abstraction algorithm that generates an intuitive and efficient representation of synchronous circuits. These approaches are embedded in our Circuit Verification Environment CVE. They are demonstrated on two industrial applications.","PeriodicalId":422297,"journal":{"name":"32nd Design Automation Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"45","resultStr":"{\"title\":\"Model Checking in Industrial Hardware Design\",\"authors\":\"J. Bormann, Jörg Lohse, M. Payer, G. Venzl\",\"doi\":\"10.1145/217474.217545\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes how model checking has been integrated into an industrial hardware design process. We present an application oriented specification language for assumption/commitment style properties and an abstraction algorithm that generates an intuitive and efficient representation of synchronous circuits. These approaches are embedded in our Circuit Verification Environment CVE. They are demonstrated on two industrial applications.\",\"PeriodicalId\":422297,\"journal\":{\"name\":\"32nd Design Automation Conference\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"45\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"32nd Design Automation Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/217474.217545\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"32nd Design Automation Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/217474.217545","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 45

摘要

本文描述了如何将模型检查集成到工业硬件设计过程中。我们提出了一种面向应用的假设/承诺风格属性规范语言和一种抽象算法，该算法生成了同步电路的直观和有效的表示。这些方法都嵌入在我们的电路验证环境CVE中。它们在两个工业应用中得到了演示。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Model Checking in Industrial Hardware Design

This paper describes how model checking has been integrated into an industrial hardware design process. We present an application oriented specification language for assumption/commitment style properties and an abstraction algorithm that generates an intuitive and efficient representation of synchronous circuits. These approaches are embedded in our Circuit Verification Environment CVE. They are demonstrated on two industrial applications.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

32nd Design Automation Conference

自引率

0.00%

发文量

期刊最新文献

Synthesis of Software Programs for Embedded Control Applications Logic Synthesis for Engineering Change On Optimal Board-Level Routing for FPGA-based Logic Emulation Boolean Matching for Incompletely Specified Functions Register Minimization beyond Sharing among Variables