用于ATM交换系统的2.5 Gb/s 8/spl times/8自路由交换机GaAs lsi

H. Yamada, M. Tunotani, F. Kaneyama, S. Seki
{"title":"用于ATM交换系统的2.5 Gb/s 8/spl times/8自路由交换机GaAs lsi","authors":"H. Yamada, M. Tunotani, F. Kaneyama, S. Seki","doi":"10.1109/GAAS.1994.636922","DOIUrl":null,"url":null,"abstract":"2.5 Gb/s 8/spl times/8 self-routing switch LSIs have been developed for the asynchronous transfer mode (ATM) switching systems. The basic architecture of this switch is a Batcher-Banyan network. This switching system consists of three LSIs using a 0.5 /spl mu/m gate GaAs MESFET technology. These LSIs are a switching network LSI for exchanging packet cells, a \"NEMAWASHI\" network LSI for previously detecting the cells with the same output port address, and a demultiplexer LSI for converting the cells from the switching network into the eight streams per a channel. These LSIs are mounted in a 520 pin multi-chip module package. The number of total logic gates is 13.3 k, and the power dissipation is 24 W. The switching system fully operates at a data rate of 2.6 Gb/s, and the throughput is 20.8 Gb/s.","PeriodicalId":328819,"journal":{"name":"Proceedings of 1994 IEEE GaAs IC Symposium","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-10-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"2.5 Gb/s 8/spl times/8 self-routing switch GaAs LSIs for ATM switching systems\",\"authors\":\"H. Yamada, M. Tunotani, F. Kaneyama, S. Seki\",\"doi\":\"10.1109/GAAS.1994.636922\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"2.5 Gb/s 8/spl times/8 self-routing switch LSIs have been developed for the asynchronous transfer mode (ATM) switching systems. The basic architecture of this switch is a Batcher-Banyan network. This switching system consists of three LSIs using a 0.5 /spl mu/m gate GaAs MESFET technology. These LSIs are a switching network LSI for exchanging packet cells, a \\\"NEMAWASHI\\\" network LSI for previously detecting the cells with the same output port address, and a demultiplexer LSI for converting the cells from the switching network into the eight streams per a channel. These LSIs are mounted in a 520 pin multi-chip module package. The number of total logic gates is 13.3 k, and the power dissipation is 24 W. The switching system fully operates at a data rate of 2.6 Gb/s, and the throughput is 20.8 Gb/s.\",\"PeriodicalId\":328819,\"journal\":{\"name\":\"Proceedings of 1994 IEEE GaAs IC Symposium\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-10-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 1994 IEEE GaAs IC Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GAAS.1994.636922\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1994 IEEE GaAs IC Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1994.636922","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

为异步传输模式(ATM)交换系统开发了2.5 Gb/s 8/spl times/8自路由交换机lsi。该交换机的基本架构是Batcher-Banyan网络。该开关系统由三个使用0.5 /spl mu/m栅极GaAs MESFET技术的lsi组成。这些LSI是用于交换分组单元的交换网络LSI,用于预先检测具有相同输出端口地址的单元的“NEMAWASHI”网络LSI,以及用于将来自交换网络的单元转换为每个通道8个流的解复用LSI。这些lsi安装在520引脚多芯片模块封装中。总逻辑门数为13.3 k,功耗为24w。交换系统以2.6 Gb/s的数据速率完全运行,吞吐量为20.8 Gb/s。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
2.5 Gb/s 8/spl times/8 self-routing switch GaAs LSIs for ATM switching systems
2.5 Gb/s 8/spl times/8 self-routing switch LSIs have been developed for the asynchronous transfer mode (ATM) switching systems. The basic architecture of this switch is a Batcher-Banyan network. This switching system consists of three LSIs using a 0.5 /spl mu/m gate GaAs MESFET technology. These LSIs are a switching network LSI for exchanging packet cells, a "NEMAWASHI" network LSI for previously detecting the cells with the same output port address, and a demultiplexer LSI for converting the cells from the switching network into the eight streams per a channel. These LSIs are mounted in a 520 pin multi-chip module package. The number of total logic gates is 13.3 k, and the power dissipation is 24 W. The switching system fully operates at a data rate of 2.6 Gb/s, and the throughput is 20.8 Gb/s.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A novel W-band monolithic push-pull power amplifier Monolithic HEMT-HBT integration for novel microwave circuit applications A 40 GHz D-type flip-flop using AlGaAs/GaAs HBTs High-speed AlGaAs/GaAs HBTs and their applications to 40-Gbit/s-class ICs 10 Gb/s monolithic optical modulator driver with high output voltage of 5 V using InGaP/GaAs HBTs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1