计算沃尔什系数的硬件

Y. Iguchi, Tsutomu Sasao
{"title":"计算沃尔什系数的硬件","authors":"Y. Iguchi, Tsutomu Sasao","doi":"10.1109/ISMVL.2005.19","DOIUrl":null,"url":null,"abstract":"This paper presents a method to compute a fragment of the Walsh coefficients of logic functions using hardware. First, it introduces the Walsh transformation tree, and shows a method to compute Walsh coefficients using the Walsh transformation tree. Next, it shows the hardware realization for the Walsh tree. The amount of hardware to compute a coefficient and the entire coefficients are O(2/sup n/) and O(n/sup 2//spl middot/2/sup n/), respectively. FPGA implementations show their feasibility up to n=14. The FPGA realization is at least 1253 times faster than a software implementation on a microprocessor for n=14.","PeriodicalId":340578,"journal":{"name":"35th International Symposium on Multiple-Valued Logic (ISMVL'05)","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Hardware to compute Walsh coefficients\",\"authors\":\"Y. Iguchi, Tsutomu Sasao\",\"doi\":\"10.1109/ISMVL.2005.19\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a method to compute a fragment of the Walsh coefficients of logic functions using hardware. First, it introduces the Walsh transformation tree, and shows a method to compute Walsh coefficients using the Walsh transformation tree. Next, it shows the hardware realization for the Walsh tree. The amount of hardware to compute a coefficient and the entire coefficients are O(2/sup n/) and O(n/sup 2//spl middot/2/sup n/), respectively. FPGA implementations show their feasibility up to n=14. The FPGA realization is at least 1253 times faster than a software implementation on a microprocessor for n=14.\",\"PeriodicalId\":340578,\"journal\":{\"name\":\"35th International Symposium on Multiple-Valued Logic (ISMVL'05)\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-05-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"35th International Symposium on Multiple-Valued Logic (ISMVL'05)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISMVL.2005.19\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"35th International Symposium on Multiple-Valued Logic (ISMVL'05)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISMVL.2005.19","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

本文提出了一种利用硬件计算逻辑函数沃尔什系数片段的方法。首先介绍了Walsh变换树,并给出了一种利用Walsh变换树计算Walsh系数的方法。接下来,展示了Walsh树的硬件实现。计算一个系数和整个系数的硬件数量分别为O(2/sup n/)和O(n/sup 2//spl middot/2/sup n/)。FPGA实现表明其可行性可达n=14。当n=14时,FPGA实现比微处理器上的软件实现至少快1253倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Hardware to compute Walsh coefficients
This paper presents a method to compute a fragment of the Walsh coefficients of logic functions using hardware. First, it introduces the Walsh transformation tree, and shows a method to compute Walsh coefficients using the Walsh transformation tree. Next, it shows the hardware realization for the Walsh tree. The amount of hardware to compute a coefficient and the entire coefficients are O(2/sup n/) and O(n/sup 2//spl middot/2/sup n/), respectively. FPGA implementations show their feasibility up to n=14. The FPGA realization is at least 1253 times faster than a software implementation on a microprocessor for n=14.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Estimation of average multiple-valued logic circuit size using Monte Carlo simulation technique Implementation and evaluation of a fine-grain multiple-valued field programmable VLSI based on source-coupled logic Many-valued intuitionistic implication and inference closure in a bilattice-based logic Classes of fastest quaternary linearly independent transformations Partially ordered set with residuated t-norm
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1