一个缺口金属栅极MOSFET,用于低于0.1 /spl mu/m的操作

S. Pidin, M. Mushiga, H. Shido, T. Yamamoto, Y. Sambonsugi, Y. Tamura, T. Sugii
{"title":"一个缺口金属栅极MOSFET,用于低于0.1 /spl mu/m的操作","authors":"S. Pidin, M. Mushiga, H. Shido, T. Yamamoto, Y. Sambonsugi, Y. Tamura, T. Sugii","doi":"10.1109/IEDM.2000.904405","DOIUrl":null,"url":null,"abstract":"We demonstrate a notched W/TiN gate MOSFET for which both threshold voltage adjustment and suppression of the short channel effect are achieved simultaneously. To lower the threshold voltage, low channel doping concentration and high dose-low energy counter-doping are combined with high-dose tilted pocket implant performed using notched gate. Due to presence of notches, near optimal pocket implant distribution in the channel is achieved.","PeriodicalId":276800,"journal":{"name":"International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-12-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A notched metal gate MOSFET for sub-0.1 /spl mu/m operation\",\"authors\":\"S. Pidin, M. Mushiga, H. Shido, T. Yamamoto, Y. Sambonsugi, Y. Tamura, T. Sugii\",\"doi\":\"10.1109/IEDM.2000.904405\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We demonstrate a notched W/TiN gate MOSFET for which both threshold voltage adjustment and suppression of the short channel effect are achieved simultaneously. To lower the threshold voltage, low channel doping concentration and high dose-low energy counter-doping are combined with high-dose tilted pocket implant performed using notched gate. Due to presence of notches, near optimal pocket implant distribution in the channel is achieved.\",\"PeriodicalId\":276800,\"journal\":{\"name\":\"International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-12-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.2000.904405\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2000.904405","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

我们演示了一个陷波W/TiN栅极MOSFET,其阈值电压调节和短通道效应抑制同时实现。为了降低阈值电压,采用低通道掺杂浓度和高剂量-低能量反掺杂相结合的方法,采用缺口栅极进行高剂量倾斜口袋植入。由于缺口的存在,在通道中实现了接近最佳的口袋植入物分布。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A notched metal gate MOSFET for sub-0.1 /spl mu/m operation
We demonstrate a notched W/TiN gate MOSFET for which both threshold voltage adjustment and suppression of the short channel effect are achieved simultaneously. To lower the threshold voltage, low channel doping concentration and high dose-low energy counter-doping are combined with high-dose tilted pocket implant performed using notched gate. Due to presence of notches, near optimal pocket implant distribution in the channel is achieved.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Modelling of dishing for metal chemical mechanical polishing An orthogonal 6F/sup 2/ trench-sidewall vertical device cell for 4 Gb/16 Gb DRAM Highly reliable gate oxide under Fowler-Nordheim electron injection by deuterium pyrogenic oxidation and deuterated poly-Si deposition Liner-supported cylinder (LSC) technology to realize Ru/Ta/sub 2/O/sub 5//Ru capacitor for future DRAMs 30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1