一种四分之一微米平面自对准插头互连技术

K. Ueno, K. Ohto, K. Tsunenari, K. Kajiyana, K. Kikuta, T. Kikkawa
{"title":"一种四分之一微米平面自对准插头互连技术","authors":"K. Ueno, K. Ohto, K. Tsunenari, K. Kajiyana, K. Kikuta, T. Kikkawa","doi":"10.1109/IEDM.1992.307366","DOIUrl":null,"url":null,"abstract":"In order to realize minimum pitch interconnections without degrading reliability, self-aligned contacts (SACs) between interconnections and plugs are necessary. The planarized interconnections with SAC plugs is formed for quarter-micron size as follows. Interconnection trenches and contact holes are formed using a self-aligned etch-stop layer, followed by simultaneous metal-filling into the trenches and contact holes. Si-rich oxide (SRO) films are found to be promising for a self-aligned etch-stop layer with their high etching selectivity to SiO/sub 2/ as high as 10-30. Sufficiently low line resistance of 15 k Omega /cm and low contact resistance of 70 Omega /contact are obtained with the quarter-micron W-interconnection with the SAC plugs.<<ETX>>","PeriodicalId":287098,"journal":{"name":"1992 International Technical Digest on Electron Devices Meeting","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"A quarter-micron planarized interconnection technology with self-aligned plug\",\"authors\":\"K. Ueno, K. Ohto, K. Tsunenari, K. Kajiyana, K. Kikuta, T. Kikkawa\",\"doi\":\"10.1109/IEDM.1992.307366\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In order to realize minimum pitch interconnections without degrading reliability, self-aligned contacts (SACs) between interconnections and plugs are necessary. The planarized interconnections with SAC plugs is formed for quarter-micron size as follows. Interconnection trenches and contact holes are formed using a self-aligned etch-stop layer, followed by simultaneous metal-filling into the trenches and contact holes. Si-rich oxide (SRO) films are found to be promising for a self-aligned etch-stop layer with their high etching selectivity to SiO/sub 2/ as high as 10-30. Sufficiently low line resistance of 15 k Omega /cm and low contact resistance of 70 Omega /contact are obtained with the quarter-micron W-interconnection with the SAC plugs.<<ETX>>\",\"PeriodicalId\":287098,\"journal\":{\"name\":\"1992 International Technical Digest on Electron Devices Meeting\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1992-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1992 International Technical Digest on Electron Devices Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.1992.307366\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1992 International Technical Digest on Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.1992.307366","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

摘要

为了在不降低可靠性的前提下实现最小间距互连,需要在互连和插头之间使用自对准触点(SACs)。与SAC插头的平面互连的尺寸为四分之一微米,形成如下。使用自对准蚀刻停止层形成互连沟槽和接触孔,然后同时将金属填充到沟槽和接触孔中。富硅氧化物(SRO)薄膜对SiO/ sub2 /的高蚀刻选择性高达10-30,有望成为自对准刻蚀停止层。与SAC插头的四分之一微米w互连获得了15 k ω /cm的足够低的线路电阻和70 ω /触点的低接触电阻
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A quarter-micron planarized interconnection technology with self-aligned plug
In order to realize minimum pitch interconnections without degrading reliability, self-aligned contacts (SACs) between interconnections and plugs are necessary. The planarized interconnections with SAC plugs is formed for quarter-micron size as follows. Interconnection trenches and contact holes are formed using a self-aligned etch-stop layer, followed by simultaneous metal-filling into the trenches and contact holes. Si-rich oxide (SRO) films are found to be promising for a self-aligned etch-stop layer with their high etching selectivity to SiO/sub 2/ as high as 10-30. Sufficiently low line resistance of 15 k Omega /cm and low contact resistance of 70 Omega /contact are obtained with the quarter-micron W-interconnection with the SAC plugs.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
New write/erase operation technology for flash EEPROM cells to improve the read disturb characteristics A high brightness electron beam produced by a ferroelectric cathode A two-dimensional analysis of hot-carrier photoemission from LOCOS- and trench-isolated MOSFETs Phase-shifting mask topography effects on lithographic image quality A fully planarized multilevel interconnection technology using selective TEOS-Ozone APCVD
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1