TSMC 0.25/spl mu/m标准单元库的开发

Proceedings 2007 IEEE SoutheastCon Pub Date : 2007-03-22 DOI:10.1109/SECON.2007.342966

J. D. Djigbenou, Thien Van Nguyen, Cheng Wei Ren, D. Ha

{"title":"TSMC 0.25/spl mu/m标准单元库的开发","authors":"J. D. Djigbenou, Thien Van Nguyen, Cheng Wei Ren, D. Ha","doi":"10.1109/SECON.2007.342966","DOIUrl":null,"url":null,"abstract":"Standard library cells are basic building blocks for ASIC (application-specific integrated circuit) design, which improves designers' productivity through reduced design time and debugging. This paper presents the development of a CMOS standard cell library by the VTVT (Virginia Tech for VLSI and Telecommunications) Lab.","PeriodicalId":423683,"journal":{"name":"Proceedings 2007 IEEE SoutheastCon","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-03-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Development of TSMC 0.25/spl mu/m standard cell library\",\"authors\":\"J. D. Djigbenou, Thien Van Nguyen, Cheng Wei Ren, D. Ha\",\"doi\":\"10.1109/SECON.2007.342966\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Standard library cells are basic building blocks for ASIC (application-specific integrated circuit) design, which improves designers' productivity through reduced design time and debugging. This paper presents the development of a CMOS standard cell library by the VTVT (Virginia Tech for VLSI and Telecommunications) Lab.\",\"PeriodicalId\":423683,\"journal\":{\"name\":\"Proceedings 2007 IEEE SoutheastCon\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-03-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 2007 IEEE SoutheastCon\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SECON.2007.342966\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 2007 IEEE SoutheastCon","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SECON.2007.342966","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

标准库单元是ASIC(专用集成电路)设计的基本构建块，它通过减少设计时间和调试来提高设计人员的生产力。本文介绍了弗吉尼亚理工大学VLSI和电信实验室开发的CMOS标准单元库。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Development of TSMC 0.25/spl mu/m standard cell library

Standard library cells are basic building blocks for ASIC (application-specific integrated circuit) design, which improves designers' productivity through reduced design time and debugging. This paper presents the development of a CMOS standard cell library by the VTVT (Virginia Tech for VLSI and Telecommunications) Lab.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings 2007 IEEE SoutheastCon

自引率

0.00%

发文量