ASIC设计项目进度安排

S. J. Easley, E.E. Freeman, D. Steele
{"title":"ASIC设计项目进度安排","authors":"S. J. Easley, E.E. Freeman, D. Steele","doi":"10.1109/ASIC.1989.123233","DOIUrl":null,"url":null,"abstract":"With the market-driven need to reduce product development times in the face of increasing complexity, the ability to forecast ASIC (application-specific integrated circuit) development time has become of paramount importance. The authors present techniques to forecast schedules more accurately, to minimize risks, and to improve productivity on a continuing basis. They found that it is critical to have a specification and a resource team; otherwise, schedule slips are almost certain. They point out that during the development process, tradeoffs must be made by the ASIC designer. To do so effectively, he or she must understand the end application. Risks need assessing and contingency planning. Scheduling itself must be addressed in three senses: future (forecasts), present (monitors) and past (data). The historical database helps to forecast as well as to identify opportunities for productivity improvement.<<ETX>>","PeriodicalId":245997,"journal":{"name":"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-09-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"ASIC design project scheduling\",\"authors\":\"S. J. Easley, E.E. Freeman, D. Steele\",\"doi\":\"10.1109/ASIC.1989.123233\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"With the market-driven need to reduce product development times in the face of increasing complexity, the ability to forecast ASIC (application-specific integrated circuit) development time has become of paramount importance. The authors present techniques to forecast schedules more accurately, to minimize risks, and to improve productivity on a continuing basis. They found that it is critical to have a specification and a resource team; otherwise, schedule slips are almost certain. They point out that during the development process, tradeoffs must be made by the ASIC designer. To do so effectively, he or she must understand the end application. Risks need assessing and contingency planning. Scheduling itself must be addressed in three senses: future (forecasts), present (monitors) and past (data). The historical database helps to forecast as well as to identify opportunities for productivity improvement.<<ETX>>\",\"PeriodicalId\":245997,\"journal\":{\"name\":\"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-09-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1989.123233\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1989.123233","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

面对日益增加的复杂性,市场驱动需要减少产品开发时间,预测专用集成电路(ASIC)开发时间的能力变得至关重要。作者提出了更准确地预测进度的技术,以最小化风险,并在持续的基础上提高生产率。他们发现,拥有规范和资源团队至关重要;否则,日程安排几乎肯定会被打乱。他们指出,在开发过程中,ASIC设计者必须做出权衡。为了有效地做到这一点,他或她必须了解最终的应用程序。风险需要评估和应急计划。日程安排本身必须从三个方面来处理:未来(预测)、现在(监控)和过去(数据)。历史数据库有助于预测和识别提高生产率的机会。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
ASIC design project scheduling
With the market-driven need to reduce product development times in the face of increasing complexity, the ability to forecast ASIC (application-specific integrated circuit) development time has become of paramount importance. The authors present techniques to forecast schedules more accurately, to minimize risks, and to improve productivity on a continuing basis. They found that it is critical to have a specification and a resource team; otherwise, schedule slips are almost certain. They point out that during the development process, tradeoffs must be made by the ASIC designer. To do so effectively, he or she must understand the end application. Risks need assessing and contingency planning. Scheduling itself must be addressed in three senses: future (forecasts), present (monitors) and past (data). The historical database helps to forecast as well as to identify opportunities for productivity improvement.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
BiCMOS ASICs: technology and applications Custom RISC has international applications Synthesis of analog ASICs using optimization in conjunction with circuit simulation techniques ECL ASIC, a practical choice of high performance systems In-circuit-emulation in ASIC architectural core designs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1