集成型高速模数转换器

K. Kondo, K. Watanabe
{"title":"集成型高速模数转换器","authors":"K. Kondo, K. Watanabe","doi":"10.1109/IMTC.1989.36809","DOIUrl":null,"url":null,"abstract":"An analog-to-digital converter consisting of a switched-capacitor integrator, comparator, and control circuit is presented. The conversion process consists of voltage-to-frequency conversion to determine the upper M bits of an N-bit representation of an input analog voltage and subsequent voltage-to-time conversion to determine the remaining lower N-M bits. The total clock cycle required for N-bit resolution is 2/sup M/+2/sup N-M/ at most. The circuits for the two conversions have most of their components in common and thus can be implemented with minimum component count. Error analysis shows that a conversion accuracy higher than 12 bits can be expected from a CMOS monolithic realization. Prototype converters built using discrete components have confirmed the principles of operation.<<ETX>>","PeriodicalId":298343,"journal":{"name":"6th IEEE Conference Record., Instrumentation and Measurement Technology Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"An integration-type high speed analog-to-digital converter\",\"authors\":\"K. Kondo, K. Watanabe\",\"doi\":\"10.1109/IMTC.1989.36809\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An analog-to-digital converter consisting of a switched-capacitor integrator, comparator, and control circuit is presented. The conversion process consists of voltage-to-frequency conversion to determine the upper M bits of an N-bit representation of an input analog voltage and subsequent voltage-to-time conversion to determine the remaining lower N-M bits. The total clock cycle required for N-bit resolution is 2/sup M/+2/sup N-M/ at most. The circuits for the two conversions have most of their components in common and thus can be implemented with minimum component count. Error analysis shows that a conversion accuracy higher than 12 bits can be expected from a CMOS monolithic realization. Prototype converters built using discrete components have confirmed the principles of operation.<<ETX>>\",\"PeriodicalId\":298343,\"journal\":{\"name\":\"6th IEEE Conference Record., Instrumentation and Measurement Technology Conference\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-04-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"6th IEEE Conference Record., Instrumentation and Measurement Technology Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IMTC.1989.36809\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"6th IEEE Conference Record., Instrumentation and Measurement Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMTC.1989.36809","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

提出了一种由开关电容积分器、比较器和控制电路组成的模数转换器。转换过程包括电压-频率转换,以确定输入模拟电压的n位表示的上M位,以及随后的电压-时间转换,以确定剩余的低N-M位。n位分辨率所需的总时钟周期最多为2/sup M/+2/sup N-M/。用于这两种转换的电路的大部分元件是共同的,因此可以用最小的元件计数来实现。误差分析表明,CMOS单片实现的转换精度高于12位。使用分立元件构建的原型转换器已经确认了工作原理。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An integration-type high speed analog-to-digital converter
An analog-to-digital converter consisting of a switched-capacitor integrator, comparator, and control circuit is presented. The conversion process consists of voltage-to-frequency conversion to determine the upper M bits of an N-bit representation of an input analog voltage and subsequent voltage-to-time conversion to determine the remaining lower N-M bits. The total clock cycle required for N-bit resolution is 2/sup M/+2/sup N-M/ at most. The circuits for the two conversions have most of their components in common and thus can be implemented with minimum component count. Error analysis shows that a conversion accuracy higher than 12 bits can be expected from a CMOS monolithic realization. Prototype converters built using discrete components have confirmed the principles of operation.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A high-current, very-wide-band transconductance amplifier New in-situ calibration of diode detectors used in six-port network analyzers An expert ECG acquisition and analysis system Recent developments in digital oscilloscopes Tactile sensing for space robotics
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1