分布式直流电源单相级联多电平逆变器拓扑

B. Ahmed, K. Aganah, M. Ndoye, Md Arifin Arif, Cristopher Luciano, G. Murphy
{"title":"分布式直流电源单相级联多电平逆变器拓扑","authors":"B. Ahmed, K. Aganah, M. Ndoye, Md Arifin Arif, Cristopher Luciano, G. Murphy","doi":"10.1109/UEMCON.2017.8248980","DOIUrl":null,"url":null,"abstract":"A new single-phase cascaded multilevel inverter topology using an H-bridge inverter is proposed to reduce the number of active components and improve power quality. The topology is comprised of two or more cascaded H-bridges to increase the number of voltage levels and power handling capability. The basic unit of the proposed inverter is comprised of a voltage-level generator (VLG) connected to the input of the classical H-bridge. The main advantage of this setup is a significant reduction in the number of switches and voltage sources required to generate the desired number of voltage levels. As a result, the output power quality, cost and size are significantly improved. To verify the benefits of this topology, in a more complete way, both the symmetric and asymmetric configurations are investigated. MATLAB/Simulink models for symmetric 9-level and asymmetric 31-level cascaded multilevel inverter configurations are used to validate the performance of the proposed topology, and satisfactory results are reported.","PeriodicalId":403890,"journal":{"name":"2017 IEEE 8th Annual Ubiquitous Computing, Electronics and Mobile Communication Conference (UEMCON)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"Single-phase cascaded multilevel inverter topology for distributed DC sources\",\"authors\":\"B. Ahmed, K. Aganah, M. Ndoye, Md Arifin Arif, Cristopher Luciano, G. Murphy\",\"doi\":\"10.1109/UEMCON.2017.8248980\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new single-phase cascaded multilevel inverter topology using an H-bridge inverter is proposed to reduce the number of active components and improve power quality. The topology is comprised of two or more cascaded H-bridges to increase the number of voltage levels and power handling capability. The basic unit of the proposed inverter is comprised of a voltage-level generator (VLG) connected to the input of the classical H-bridge. The main advantage of this setup is a significant reduction in the number of switches and voltage sources required to generate the desired number of voltage levels. As a result, the output power quality, cost and size are significantly improved. To verify the benefits of this topology, in a more complete way, both the symmetric and asymmetric configurations are investigated. MATLAB/Simulink models for symmetric 9-level and asymmetric 31-level cascaded multilevel inverter configurations are used to validate the performance of the proposed topology, and satisfactory results are reported.\",\"PeriodicalId\":403890,\"journal\":{\"name\":\"2017 IEEE 8th Annual Ubiquitous Computing, Electronics and Mobile Communication Conference (UEMCON)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE 8th Annual Ubiquitous Computing, Electronics and Mobile Communication Conference (UEMCON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/UEMCON.2017.8248980\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 8th Annual Ubiquitous Computing, Electronics and Mobile Communication Conference (UEMCON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/UEMCON.2017.8248980","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

摘要

提出了一种基于h桥逆变器的单相级联多电平逆变器拓扑结构,以减少有源器件数量,提高电能质量。该拓扑结构由两个或多个级联的h桥组成,以增加电压电平的数量和功率处理能力。该逆变器的基本单元由一个电压级发电机(VLG)组成,该发电机连接到经典h桥的输入端。这种设置的主要优点是大大减少了产生所需数量的电压电平所需的开关和电压源的数量。因此,输出功率质量、成本和尺寸都得到了显著改善。为了更完整地验证这种拓扑结构的优点,对对称和非对称配置进行了研究。利用MATLAB/Simulink模型对对称9电平和非对称31电平级联多电平逆变器配置进行了性能验证,得到了满意的结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Single-phase cascaded multilevel inverter topology for distributed DC sources
A new single-phase cascaded multilevel inverter topology using an H-bridge inverter is proposed to reduce the number of active components and improve power quality. The topology is comprised of two or more cascaded H-bridges to increase the number of voltage levels and power handling capability. The basic unit of the proposed inverter is comprised of a voltage-level generator (VLG) connected to the input of the classical H-bridge. The main advantage of this setup is a significant reduction in the number of switches and voltage sources required to generate the desired number of voltage levels. As a result, the output power quality, cost and size are significantly improved. To verify the benefits of this topology, in a more complete way, both the symmetric and asymmetric configurations are investigated. MATLAB/Simulink models for symmetric 9-level and asymmetric 31-level cascaded multilevel inverter configurations are used to validate the performance of the proposed topology, and satisfactory results are reported.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Automated facial expression recognition app development on smart phones using cloud computing Outage probability and system optimization of SSD-based dual-hop relaying system with multiple relays LTE fallback optimization using decision tree Bio-medical image enhancement using hybrid metaheuristic coupled soft computing tools Study of a parallel algorithm on pipelined computation of the finite difference schemes on FPGA
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1