采用0.18 μm CMOS工艺的全集成高安全性NFC目标IC

Jong‐Wook Lee, D. H. Vo, Sang-Hoon Hong, Quoc-Hung Huynh
{"title":"采用0.18 μm CMOS工艺的全集成高安全性NFC目标IC","authors":"Jong‐Wook Lee, D. H. Vo, Sang-Hoon Hong, Quoc-Hung Huynh","doi":"10.1109/ESSCIRC.2011.6044944","DOIUrl":null,"url":null,"abstract":"We present a fully-integrated compact (1.1 mm2) target device for Near Field Communication (NFC). The design of the key analog part of the tag IC is presented, which includes a robust demodulator for 10% ASK envelope detection, a high-quality random number generator, an adaptive RF limiter, and a low power clock generator. A 128 bit advanced encryption standard (AES) with new cyclic key generation is used for secure data encryption and decryption. An on-chip 4Kb EEPROM is used to support the AES operation. The tag chip is fabricated in a 1-poly 6-metal low-power (LP) 0.18 μm CMOS process with a CoSi2-Schottky diode and EEPROM process.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"A fully integrated high security NFC target IC using 0.18 μm CMOS process\",\"authors\":\"Jong‐Wook Lee, D. H. Vo, Sang-Hoon Hong, Quoc-Hung Huynh\",\"doi\":\"10.1109/ESSCIRC.2011.6044944\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a fully-integrated compact (1.1 mm2) target device for Near Field Communication (NFC). The design of the key analog part of the tag IC is presented, which includes a robust demodulator for 10% ASK envelope detection, a high-quality random number generator, an adaptive RF limiter, and a low power clock generator. A 128 bit advanced encryption standard (AES) with new cyclic key generation is used for secure data encryption and decryption. An on-chip 4Kb EEPROM is used to support the AES operation. The tag chip is fabricated in a 1-poly 6-metal low-power (LP) 0.18 μm CMOS process with a CoSi2-Schottky diode and EEPROM process.\",\"PeriodicalId\":239979,\"journal\":{\"name\":\"2011 Proceedings of the ESSCIRC (ESSCIRC)\",\"volume\":\"33 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-10-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 Proceedings of the ESSCIRC (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2011.6044944\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 Proceedings of the ESSCIRC (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2011.6044944","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

摘要

我们提出了一种用于近场通信(NFC)的完全集成的紧凑(1.1 mm2)目标设备。介绍了标签IC关键模拟部分的设计,包括用于10% ASK包络检测的鲁棒解调器、高质量随机数发生器、自适应射频限幅器和低功耗时钟发生器。采用具有新循环密钥生成的128位高级加密标准(AES)对数据进行安全加密和解密。片上4Kb EEPROM用于支持AES操作。该标签芯片采用1聚6金属低功耗(LP) 0.18 μm CMOS工艺,采用cosi2 -肖特基二极管和EEPROM工艺制造。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A fully integrated high security NFC target IC using 0.18 μm CMOS process
We present a fully-integrated compact (1.1 mm2) target device for Near Field Communication (NFC). The design of the key analog part of the tag IC is presented, which includes a robust demodulator for 10% ASK envelope detection, a high-quality random number generator, an adaptive RF limiter, and a low power clock generator. A 128 bit advanced encryption standard (AES) with new cyclic key generation is used for secure data encryption and decryption. An on-chip 4Kb EEPROM is used to support the AES operation. The tag chip is fabricated in a 1-poly 6-metal low-power (LP) 0.18 μm CMOS process with a CoSi2-Schottky diode and EEPROM process.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A precision DTMOST-based temperature sensor 8T SRAM with Mimicked Negative Bit-lines and Charge Limited Sequential sense amplifier for wireless sensor nodes A 350nA voltage regulator for 90nm CMOS digital circuits with Reverse-Body-Bias A 12b 5-to-50MS/s 0.5-to-1V voltage scalable zero-crossing based pipelined ADC On-chip resonant supply noise reduction utilizing switched parasitic capacitors of sleep blocks with tri-mode power gating structure
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1