基于正交结构的MBIST体系结构框架

A. V. Goor, S. Hamdioui
{"title":"基于正交结构的MBIST体系结构框架","authors":"A. V. Goor, S. Hamdioui","doi":"10.1109/IDT.2010.5724423","DOIUrl":null,"url":null,"abstract":"The observation that memory test algorithms have at most one type of complex march operation has resulted in a framework of orthogonal constructs for a novel Memory BIST (MBIST) architecture. It allows for a simple specification of a complete March Element (ME). Because all timingcritical information is available for pre-decoding prior to the application of the ME, high speed implementation is simplified considerably. A ME can specify any kind of operations, including nested operations and hammer operations, such that almost all algorithms and stresses are supported in a simple way.","PeriodicalId":153183,"journal":{"name":"2010 5th International Design and Test Workshop","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"MBIST architecture framework based on orthogonal constructs\",\"authors\":\"A. V. Goor, S. Hamdioui\",\"doi\":\"10.1109/IDT.2010.5724423\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The observation that memory test algorithms have at most one type of complex march operation has resulted in a framework of orthogonal constructs for a novel Memory BIST (MBIST) architecture. It allows for a simple specification of a complete March Element (ME). Because all timingcritical information is available for pre-decoding prior to the application of the ME, high speed implementation is simplified considerably. A ME can specify any kind of operations, including nested operations and hammer operations, such that almost all algorithms and stresses are supported in a simple way.\",\"PeriodicalId\":153183,\"journal\":{\"name\":\"2010 5th International Design and Test Workshop\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 5th International Design and Test Workshop\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IDT.2010.5724423\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 5th International Design and Test Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IDT.2010.5724423","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

观察到内存测试算法最多有一种复杂的行军操作,导致了一种新的内存测试算法(MBIST)架构的正交结构框架。它允许对完整的March Element (ME)进行简单的规范。由于在应用ME之前,所有时间关键信息都可用于预解码,因此高速实现大大简化。ME可以指定任何类型的操作,包括嵌套操作和锤击操作,从而以一种简单的方式支持几乎所有的算法和应力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
MBIST architecture framework based on orthogonal constructs
The observation that memory test algorithms have at most one type of complex march operation has resulted in a framework of orthogonal constructs for a novel Memory BIST (MBIST) architecture. It allows for a simple specification of a complete March Element (ME). Because all timingcritical information is available for pre-decoding prior to the application of the ME, high speed implementation is simplified considerably. A ME can specify any kind of operations, including nested operations and hammer operations, such that almost all algorithms and stresses are supported in a simple way.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Routability driven placement for mesh-based FPGA architecture High speed low power composite field SBOX Improving timing characteristics through Semi-Random Net Reordering Voltage island design in multi-core SIMD processors Design and implementation of low latency network interface for network on chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1