J. Kwon, Jinho Yoo, Jaeyong Lee, Tae-Hoo Kim, Changkun Park
{"title":"采用双栅极技术的低插入损耗和高功率处理能力的Sub-6 GHz GaAs pHEMT SPDT开关","authors":"J. Kwon, Jinho Yoo, Jaeyong Lee, Tae-Hoo Kim, Changkun Park","doi":"10.1109/WAMICON57636.2023.10124891","DOIUrl":null,"url":null,"abstract":"This paper presents a sub-6 GHz dual-gate single-pole double-throw (SPDT) switch fabricated in a 0.5 μm GaAs pHEMT technology. All ports are matched by a single inductor which allows to achieve low insertion loss and high isolation in the operating frequency range of 3–5 GHz. Dual-gate technique and OFF-state voltage optimization were used to enhance linearity while reducing the insertion loss. The input and output return losses measured at 3–5 GHz were > 15 dB. The insertion loss was measured < 0.3 dB and isolation was > 32.7 dB at 3–5 GHz. At 3 GHz, the measurement result of the input 1-dB compression point (IP1dB) was higher than 34.2 dBm. The chip area of the proposed SPDT switch, including pads, is 0.97 × 0.86 mm2.","PeriodicalId":270624,"journal":{"name":"2023 IEEE Wireless and Microwave Technology Conference (WAMICON)","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-04-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Sub-6 GHz GaAs pHEMT SPDT Switch with Low Insertion Loss and High Power Handling Capability Using Dual-Gate Technique\",\"authors\":\"J. Kwon, Jinho Yoo, Jaeyong Lee, Tae-Hoo Kim, Changkun Park\",\"doi\":\"10.1109/WAMICON57636.2023.10124891\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a sub-6 GHz dual-gate single-pole double-throw (SPDT) switch fabricated in a 0.5 μm GaAs pHEMT technology. All ports are matched by a single inductor which allows to achieve low insertion loss and high isolation in the operating frequency range of 3–5 GHz. Dual-gate technique and OFF-state voltage optimization were used to enhance linearity while reducing the insertion loss. The input and output return losses measured at 3–5 GHz were > 15 dB. The insertion loss was measured < 0.3 dB and isolation was > 32.7 dB at 3–5 GHz. At 3 GHz, the measurement result of the input 1-dB compression point (IP1dB) was higher than 34.2 dBm. The chip area of the proposed SPDT switch, including pads, is 0.97 × 0.86 mm2.\",\"PeriodicalId\":270624,\"journal\":{\"name\":\"2023 IEEE Wireless and Microwave Technology Conference (WAMICON)\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-04-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 IEEE Wireless and Microwave Technology Conference (WAMICON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/WAMICON57636.2023.10124891\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE Wireless and Microwave Technology Conference (WAMICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WAMICON57636.2023.10124891","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Sub-6 GHz GaAs pHEMT SPDT Switch with Low Insertion Loss and High Power Handling Capability Using Dual-Gate Technique
This paper presents a sub-6 GHz dual-gate single-pole double-throw (SPDT) switch fabricated in a 0.5 μm GaAs pHEMT technology. All ports are matched by a single inductor which allows to achieve low insertion loss and high isolation in the operating frequency range of 3–5 GHz. Dual-gate technique and OFF-state voltage optimization were used to enhance linearity while reducing the insertion loss. The input and output return losses measured at 3–5 GHz were > 15 dB. The insertion loss was measured < 0.3 dB and isolation was > 32.7 dB at 3–5 GHz. At 3 GHz, the measurement result of the input 1-dB compression point (IP1dB) was higher than 34.2 dBm. The chip area of the proposed SPDT switch, including pads, is 0.97 × 0.86 mm2.