中压级联h桥固态变压器(SST)隔离栅驱动器的设计

Surja Sekhar Chakraborty, D. Saravanan, S. Bhawal, K. Hatua
{"title":"中压级联h桥固态变压器(SST)隔离栅驱动器的设计","authors":"Surja Sekhar Chakraborty, D. Saravanan, S. Bhawal, K. Hatua","doi":"10.1109/GlobConPT57482.2022.9938157","DOIUrl":null,"url":null,"abstract":"The design of an isolated gate driver for a Medium Voltage (MV) Cascaded H-bridge (CHB) converter is proposed in this paper. Isolation with proper electrical insulation and a low common-mode coupling capacitance are considered as the primary design criteria while designing the gate driver. A detailed circuit analysis has been carried out to find the isolation issues in the MV CHB converters, which necessitates a 2ndstage of isolation in the gate driver circuit. Apart from improving the isolation voltage level, the additional isolation stage helps to reduce the coupling capacitance in the common mode path. As the device count for an MV CHB converter is significantly high, the complementary pulses have been generated locally in a CPLD-based delay card, which reduces the count of the optical cables and the associated components. It helps to make the system simple and cost effective. Finally, the design of the proposed gate drivers and associated delay cards are verified in a hardware prototype of 1.65kV/300V, 10kVA Solid State Transformer (SST).","PeriodicalId":431406,"journal":{"name":"2022 IEEE Global Conference on Computing, Power and Communication Technologies (GlobConPT)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2022-09-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Design of an Isolated Gate Driver for Medium Voltage Cascaded H-Bridge (CHB) Based Solid State Transformer (SST)\",\"authors\":\"Surja Sekhar Chakraborty, D. Saravanan, S. Bhawal, K. Hatua\",\"doi\":\"10.1109/GlobConPT57482.2022.9938157\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The design of an isolated gate driver for a Medium Voltage (MV) Cascaded H-bridge (CHB) converter is proposed in this paper. Isolation with proper electrical insulation and a low common-mode coupling capacitance are considered as the primary design criteria while designing the gate driver. A detailed circuit analysis has been carried out to find the isolation issues in the MV CHB converters, which necessitates a 2ndstage of isolation in the gate driver circuit. Apart from improving the isolation voltage level, the additional isolation stage helps to reduce the coupling capacitance in the common mode path. As the device count for an MV CHB converter is significantly high, the complementary pulses have been generated locally in a CPLD-based delay card, which reduces the count of the optical cables and the associated components. It helps to make the system simple and cost effective. Finally, the design of the proposed gate drivers and associated delay cards are verified in a hardware prototype of 1.65kV/300V, 10kVA Solid State Transformer (SST).\",\"PeriodicalId\":431406,\"journal\":{\"name\":\"2022 IEEE Global Conference on Computing, Power and Communication Technologies (GlobConPT)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-09-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE Global Conference on Computing, Power and Communication Technologies (GlobConPT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GlobConPT57482.2022.9938157\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Global Conference on Computing, Power and Communication Technologies (GlobConPT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GlobConPT57482.2022.9938157","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

提出了一种用于中压级联h桥变换器的隔离栅驱动器的设计。在设计栅极驱动器时,采用适当的电绝缘隔离和低共模耦合电容是主要的设计标准。通过详细的电路分析,找出了中压CHB变换器存在的隔离问题,需要在栅极驱动电路中进行二级隔离。除了提高隔离电压水平外,额外的隔离级还有助于降低共模路径中的耦合电容。由于中压CHB转换器的器件数量非常高,因此互补脉冲在基于cpld的延迟卡中本地产生,从而减少了光缆和相关元件的数量。它有助于使系统简单和经济有效。最后,在1.65kV/300V, 10kVA固态变压器(SST)的硬件样机中验证了所提出的栅极驱动器和相关延迟卡的设计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design of an Isolated Gate Driver for Medium Voltage Cascaded H-Bridge (CHB) Based Solid State Transformer (SST)
The design of an isolated gate driver for a Medium Voltage (MV) Cascaded H-bridge (CHB) converter is proposed in this paper. Isolation with proper electrical insulation and a low common-mode coupling capacitance are considered as the primary design criteria while designing the gate driver. A detailed circuit analysis has been carried out to find the isolation issues in the MV CHB converters, which necessitates a 2ndstage of isolation in the gate driver circuit. Apart from improving the isolation voltage level, the additional isolation stage helps to reduce the coupling capacitance in the common mode path. As the device count for an MV CHB converter is significantly high, the complementary pulses have been generated locally in a CPLD-based delay card, which reduces the count of the optical cables and the associated components. It helps to make the system simple and cost effective. Finally, the design of the proposed gate drivers and associated delay cards are verified in a hardware prototype of 1.65kV/300V, 10kVA Solid State Transformer (SST).
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
MeDiFakeD: Medical Deepfake Detection using Convolutional Reservoir Networks Artificial Neural Networks as a Methodology for Optimal Location of Static Synchronous Series Compensator in Transmission Systems Electromagnetic Characterization of Multi-winding High Frequency Magnetic Link Under Non-sinusoidal Excitations Implementation of Various Modulation Techniques to a PV Fed Solar Inverter with High Gain DC-DC Converter in Standalone Applications Obstacle Free Robot Motion Planning and Intelligent Maneuvering Controller
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1