{"title":"BPSK调解调系统在Spartan-3E FPGA上的仿真与实现","authors":"A.K. Thasleem Sulthana","doi":"10.1109/ICSSIT46314.2019.8987788","DOIUrl":null,"url":null,"abstract":"The target of this paper is to re-enact and execute the BPSK framework on Spartan 3E FPGA. The balanced flag accomplished in transmitter pack, disregarded a channel and transmitted to second unit acts as demodulator. The adjusting signal accomplished at end of demodulator. BPSK framework is utilized as a part of is generally utilized as a part of CDMA innovation. This framework is mimicked by utilizing VHDL dialect and actualized on two Spartan 3E Starter unit sheets.","PeriodicalId":330309,"journal":{"name":"2019 International Conference on Smart Systems and Inventive Technology (ICSSIT)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Simulation and Implementation of BPSK Modulator and Demodulator System on Spartan-3E FPGA\",\"authors\":\"A.K. Thasleem Sulthana\",\"doi\":\"10.1109/ICSSIT46314.2019.8987788\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The target of this paper is to re-enact and execute the BPSK framework on Spartan 3E FPGA. The balanced flag accomplished in transmitter pack, disregarded a channel and transmitted to second unit acts as demodulator. The adjusting signal accomplished at end of demodulator. BPSK framework is utilized as a part of is generally utilized as a part of CDMA innovation. This framework is mimicked by utilizing VHDL dialect and actualized on two Spartan 3E Starter unit sheets.\",\"PeriodicalId\":330309,\"journal\":{\"name\":\"2019 International Conference on Smart Systems and Inventive Technology (ICSSIT)\",\"volume\":\"22 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 International Conference on Smart Systems and Inventive Technology (ICSSIT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICSSIT46314.2019.8987788\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 International Conference on Smart Systems and Inventive Technology (ICSSIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSSIT46314.2019.8987788","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
摘要
本文的目标是在Spartan 3E FPGA上重新制定和执行BPSK框架。在发射机组中完成的平衡标志，忽略一个信道并作为解调器发送到第二个单元。调节信号在解调器端完成。BPSK框架被用作CDMA创新的一部分。该框架利用VHDL方言进行模拟，并在两个Spartan 3E Starter单元表上实现。
Simulation and Implementation of BPSK Modulator and Demodulator System on Spartan-3E FPGA
The target of this paper is to re-enact and execute the BPSK framework on Spartan 3E FPGA. The balanced flag accomplished in transmitter pack, disregarded a channel and transmitted to second unit acts as demodulator. The adjusting signal accomplished at end of demodulator. BPSK framework is utilized as a part of is generally utilized as a part of CDMA innovation. This framework is mimicked by utilizing VHDL dialect and actualized on two Spartan 3E Starter unit sheets.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
