用于多频带频率合成器的自适应数字δ - σ调制器

Yu Song, E. Moule, Z. Ignjatovic
{"title":"用于多频带频率合成器的自适应数字δ - σ调制器","authors":"Yu Song, E. Moule, Z. Ignjatovic","doi":"10.1109/MWSCAS.2008.4616931","DOIUrl":null,"url":null,"abstract":"In this paper, we propose an adaptable-order single-loop digital DeltaSigma modulator which offers flexible noise shaping performance to maximize hardware sharing and power efficiency in multi-band frequency synthesizer applications. The proposed architecture utilizes feedback coefficients that allow computationally efficient digital implementation and also yield good noise shaping. Fixed-magnitude quantizer dithering is employed to eliminate idle channel tones and also to suppress in-band noise more efficiently than input dithering structures. MATLAB simulation was carried out. Finally, the proposed architecture was implemented and verified in an FPGA device.","PeriodicalId":118637,"journal":{"name":"2008 51st Midwest Symposium on Circuits and Systems","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-09-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Adaptable digital delta-sigma modulator for multiband frequency synthesizer\",\"authors\":\"Yu Song, E. Moule, Z. Ignjatovic\",\"doi\":\"10.1109/MWSCAS.2008.4616931\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we propose an adaptable-order single-loop digital DeltaSigma modulator which offers flexible noise shaping performance to maximize hardware sharing and power efficiency in multi-band frequency synthesizer applications. The proposed architecture utilizes feedback coefficients that allow computationally efficient digital implementation and also yield good noise shaping. Fixed-magnitude quantizer dithering is employed to eliminate idle channel tones and also to suppress in-band noise more efficiently than input dithering structures. MATLAB simulation was carried out. Finally, the proposed architecture was implemented and verified in an FPGA device.\",\"PeriodicalId\":118637,\"journal\":{\"name\":\"2008 51st Midwest Symposium on Circuits and Systems\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-09-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 51st Midwest Symposium on Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.2008.4616931\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 51st Midwest Symposium on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2008.4616931","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

在本文中,我们提出了一种自适应阶单环数字DeltaSigma调制器,它提供灵活的噪声整形性能,以最大限度地提高多频带频率合成器应用中的硬件共享和功率效率。所提出的架构利用反馈系数,允许计算高效的数字实现,也产生良好的噪声整形。固定幅度的量化器抖动可以消除空闲的信道音调,并且比输入抖动结构更有效地抑制带内噪声。进行了MATLAB仿真。最后,在FPGA器件上对所提架构进行了实现和验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Adaptable digital delta-sigma modulator for multiband frequency synthesizer
In this paper, we propose an adaptable-order single-loop digital DeltaSigma modulator which offers flexible noise shaping performance to maximize hardware sharing and power efficiency in multi-band frequency synthesizer applications. The proposed architecture utilizes feedback coefficients that allow computationally efficient digital implementation and also yield good noise shaping. Fixed-magnitude quantizer dithering is employed to eliminate idle channel tones and also to suppress in-band noise more efficiently than input dithering structures. MATLAB simulation was carried out. Finally, the proposed architecture was implemented and verified in an FPGA device.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Improved adaptive algorithm for active noise control of impulsive noise A floating-point fused add-subtract unit An efficient architecture of RNS based Wallace Tree multiplier for DSP applications Floating-point division and square root implementation using a Taylor-series expansion algorithm with reduced look-up tables Sigma delta modulators with modified hybrid integrators
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1