Jakov Mihaljevic, S. Chakraborty, Leigh E. Milner, S. Mahon, M. Heimlich
{"title":"基于0.15 μm GaN技术的28 GHz功率放大器设计","authors":"Jakov Mihaljevic, S. Chakraborty, Leigh E. Milner, S. Mahon, M. Heimlich","doi":"10.1109/AMS48904.2020.9059517","DOIUrl":null,"url":null,"abstract":"This paper presents the design and simulation of two single-stage power amplifiers (PAs) to determine the performance capabilities of WIN Semiconductors 0.15 μm Gallium Nitride (GaN)-on-SiC process. Subsequently a 28 GHz two-stage PA is presented for potential integration into 5G transceiver applications. A 2×100 gate-width device was used to develop a driving stage PA (MMIC1) which produced a simulated 12.8 dB small signal gain at the desired 28 GHz. A 4×100 gate-width device was used to characterize an output stage PA (MMIC2) producing 33 dBm power out, PAE of 41%, and a power gain of 11.2 dB. The subsequently designed two-stage PA, MMIC3, combines MMIC1 and MMIC2 and provides a peak small signal gain of 22.5 dB, peak power output of 33 dBm, peak PAE of 31% and peak power gain of 22.4 dB.","PeriodicalId":257699,"journal":{"name":"2020 4th Australian Microwave Symposium (AMS)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design of a 28 GHz Power Amplifier in 0.15 μm GaN Technology\",\"authors\":\"Jakov Mihaljevic, S. Chakraborty, Leigh E. Milner, S. Mahon, M. Heimlich\",\"doi\":\"10.1109/AMS48904.2020.9059517\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design and simulation of two single-stage power amplifiers (PAs) to determine the performance capabilities of WIN Semiconductors 0.15 μm Gallium Nitride (GaN)-on-SiC process. Subsequently a 28 GHz two-stage PA is presented for potential integration into 5G transceiver applications. A 2×100 gate-width device was used to develop a driving stage PA (MMIC1) which produced a simulated 12.8 dB small signal gain at the desired 28 GHz. A 4×100 gate-width device was used to characterize an output stage PA (MMIC2) producing 33 dBm power out, PAE of 41%, and a power gain of 11.2 dB. The subsequently designed two-stage PA, MMIC3, combines MMIC1 and MMIC2 and provides a peak small signal gain of 22.5 dB, peak power output of 33 dBm, peak PAE of 31% and peak power gain of 22.4 dB.\",\"PeriodicalId\":257699,\"journal\":{\"name\":\"2020 4th Australian Microwave Symposium (AMS)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 4th Australian Microwave Symposium (AMS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/AMS48904.2020.9059517\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 4th Australian Microwave Symposium (AMS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AMS48904.2020.9059517","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of a 28 GHz Power Amplifier in 0.15 μm GaN Technology
This paper presents the design and simulation of two single-stage power amplifiers (PAs) to determine the performance capabilities of WIN Semiconductors 0.15 μm Gallium Nitride (GaN)-on-SiC process. Subsequently a 28 GHz two-stage PA is presented for potential integration into 5G transceiver applications. A 2×100 gate-width device was used to develop a driving stage PA (MMIC1) which produced a simulated 12.8 dB small signal gain at the desired 28 GHz. A 4×100 gate-width device was used to characterize an output stage PA (MMIC2) producing 33 dBm power out, PAE of 41%, and a power gain of 11.2 dB. The subsequently designed two-stage PA, MMIC3, combines MMIC1 and MMIC2 and provides a peak small signal gain of 22.5 dB, peak power output of 33 dBm, peak PAE of 31% and peak power gain of 22.4 dB.