在不增加引脚二极管恢复电流的情况下,实现4.5kV IEGT高速导通栅极驱动

Yamato Miki, M. Mukunoki, Takashi Matsuyoshi, M. Tsukuda, I. Omura
{"title":"在不增加引脚二极管恢复电流的情况下,实现4.5kV IEGT高速导通栅极驱动","authors":"Yamato Miki, M. Mukunoki, Takashi Matsuyoshi, M. Tsukuda, I. Omura","doi":"10.1109/ISPSD.2013.6694419","DOIUrl":null,"url":null,"abstract":"4.5 kV IEGT turn-on loss reduction is experimentally and numerically achieved by employing the proposed simple two step gate drive method without affecting PiN diode reverse recovery performance. It was found that 14% of turn-on loss is reduced only by the simple method. This study determines, for the first time, the optimum gate driving in the two step gate drive which can reduce IEGT turn-on loss maximally without affecting PiN diode reverse recovery performance by TCAD simulation. The method is simple yet effective for reducing switching loss of high voltage IEGT.","PeriodicalId":175520,"journal":{"name":"2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD)","volume":"64 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-05-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"High speed turn-on gate driving for 4.5kV IEGT without increase in PiN diode recovery current\",\"authors\":\"Yamato Miki, M. Mukunoki, Takashi Matsuyoshi, M. Tsukuda, I. Omura\",\"doi\":\"10.1109/ISPSD.2013.6694419\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"4.5 kV IEGT turn-on loss reduction is experimentally and numerically achieved by employing the proposed simple two step gate drive method without affecting PiN diode reverse recovery performance. It was found that 14% of turn-on loss is reduced only by the simple method. This study determines, for the first time, the optimum gate driving in the two step gate drive which can reduce IEGT turn-on loss maximally without affecting PiN diode reverse recovery performance by TCAD simulation. The method is simple yet effective for reducing switching loss of high voltage IEGT.\",\"PeriodicalId\":175520,\"journal\":{\"name\":\"2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD)\",\"volume\":\"64 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-05-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPSD.2013.6694419\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2013.6694419","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

在不影响PiN二极管反向恢复性能的情况下,采用简单的两阶栅极驱动方法,实验和数值上实现了4.5 kV IEGT导通损耗降低。结果发现,仅采用简单的方法即可减少14%的导通损失。本研究首次通过TCAD仿真确定了在不影响PiN二极管反向恢复性能的前提下,最大限度降低IEGT导通损耗的两阶栅极驱动中的最佳栅极驱动。该方法简单有效地降低了高压IEGT的开关损耗。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
High speed turn-on gate driving for 4.5kV IEGT without increase in PiN diode recovery current
4.5 kV IEGT turn-on loss reduction is experimentally and numerically achieved by employing the proposed simple two step gate drive method without affecting PiN diode reverse recovery performance. It was found that 14% of turn-on loss is reduced only by the simple method. This study determines, for the first time, the optimum gate driving in the two step gate drive which can reduce IEGT turn-on loss maximally without affecting PiN diode reverse recovery performance by TCAD simulation. The method is simple yet effective for reducing switching loss of high voltage IEGT.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
JFET pinched bootstrap diode (JPBD) without substrate leakage current integration to 120V BCDMOS process Comparison of theoretical limits between superjunction and field plate structures A segmented gate driver IC for the reduction of IGBT collector current over-shoot at turn-on HB1340 ℄ Advanced 0.13um BCDMOS technology of complimentary LDMOS including fully isolated transistors Injection control technique for high speed switching with a double gate PNM-IGBT
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1