介绍相位噪声和抖动

W. Bae, D. Jeong
{"title":"介绍相位噪声和抖动","authors":"W. Bae, D. Jeong","doi":"10.1049/pbcs059e_ch2","DOIUrl":null,"url":null,"abstract":"In this chapter, we start by defming time interval error (TIE), period jitter, and cycle -to -cycle jitter. Figure 2.1 shows the definitions of TIE, period jitter, and cycle -to -cycle jitter of a clock signal. TIE also has many different titles such as edge-to-edge jitter, time interval jitter, absolute jitter, phase jitter, or just jitter. TIE is defined as the absolute difference in the position of a clock's edge from the ideally exact position. Therefore, the ideal positions must be known or estimated to calculate TIE. On the other hand, the period jitter and cycle-to-cycle jitter do not need the ideal positions to be calculated. The period jitter, which is also called as cycle jitter, means the difference between any one measured clock period and the ideal clock period [3]. Although the period jitter definition refers to the ideal clock, its root of mean square (RMS) and peak -to -peak values are calculated statistically regardless of the ideal clock period.","PeriodicalId":357134,"journal":{"name":"Analysis and Design of CMOS Clocking Circuits for Low Phase Noise","volume":"122 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Introduction to phase noise and jitter\",\"authors\":\"W. Bae, D. Jeong\",\"doi\":\"10.1049/pbcs059e_ch2\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this chapter, we start by defming time interval error (TIE), period jitter, and cycle -to -cycle jitter. Figure 2.1 shows the definitions of TIE, period jitter, and cycle -to -cycle jitter of a clock signal. TIE also has many different titles such as edge-to-edge jitter, time interval jitter, absolute jitter, phase jitter, or just jitter. TIE is defined as the absolute difference in the position of a clock's edge from the ideally exact position. Therefore, the ideal positions must be known or estimated to calculate TIE. On the other hand, the period jitter and cycle-to-cycle jitter do not need the ideal positions to be calculated. The period jitter, which is also called as cycle jitter, means the difference between any one measured clock period and the ideal clock period [3]. Although the period jitter definition refers to the ideal clock, its root of mean square (RMS) and peak -to -peak values are calculated statistically regardless of the ideal clock period.\",\"PeriodicalId\":357134,\"journal\":{\"name\":\"Analysis and Design of CMOS Clocking Circuits for Low Phase Noise\",\"volume\":\"122 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Analysis and Design of CMOS Clocking Circuits for Low Phase Noise\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1049/pbcs059e_ch2\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analysis and Design of CMOS Clocking Circuits for Low Phase Noise","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1049/pbcs059e_ch2","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在本章中,我们从定义时间间隔误差(TIE)、周期抖动和周期到周期抖动开始。图2.1给出了时钟信号的TIE、周期抖动和周期到周期抖动的定义。TIE也有许多不同的名称,如边缘到边缘抖动、时间间隔抖动、绝对抖动、相位抖动或只是抖动。时差被定义为时钟边缘位置与理想精确位置之间的绝对差值。因此,必须知道或估计理想位置来计算TIE。另一方面,周期抖动和周期间抖动不需要计算理想位置。周期抖动,又称周期抖动,是指任意一个被测时钟周期与理想时钟周期的差值[3]。虽然周期抖动的定义是指理想时钟,但无论理想时钟周期如何,其均方根(RMS)和峰值到峰值的值都是统计计算的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Introduction to phase noise and jitter
In this chapter, we start by defming time interval error (TIE), period jitter, and cycle -to -cycle jitter. Figure 2.1 shows the definitions of TIE, period jitter, and cycle -to -cycle jitter of a clock signal. TIE also has many different titles such as edge-to-edge jitter, time interval jitter, absolute jitter, phase jitter, or just jitter. TIE is defined as the absolute difference in the position of a clock's edge from the ideally exact position. Therefore, the ideal positions must be known or estimated to calculate TIE. On the other hand, the period jitter and cycle-to-cycle jitter do not need the ideal positions to be calculated. The period jitter, which is also called as cycle jitter, means the difference between any one measured clock period and the ideal clock period [3]. Although the period jitter definition refers to the ideal clock, its root of mean square (RMS) and peak -to -peak values are calculated statistically regardless of the ideal clock period.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Phase noise suppression techniques 2: all-digital PLL Survey on state-of-the-art clock generators DLL loop dynamics and jitter Back Matter Phase noise suppression techniques 1: subsampling PLL
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1