基于电压反射理论的dv/dt滤波器设计新方法

Bernard Arhin, H. Cha
{"title":"基于电压反射理论的dv/dt滤波器设计新方法","authors":"Bernard Arhin, H. Cha","doi":"10.1109/gpecom55404.2022.9815657","DOIUrl":null,"url":null,"abstract":"This paper proposes a dv/dt suppression second-order RLC filter for an inverter-cable-high impedance load system. The dv/dt filter placed at the inverter output is designed purposely to minimize excessive voltage overshoot at the load terminal by reducing dv/dt or voltage pulse rise time. A 500 V unit pulse of inverter source is connected over several cable lengths to a high impedance load with a load reflection coefficient of 0.9. Voltage overshoot in terms of the ratio of rise time to propagation time is analyzed and verified by Matlab/Simulink environment. In addition, a new design method for the second-order dv/dt filter is proposed. From the simulation results, the dv/dt filter is able to reduce a high load peak voltage of approximately 950 V to 588.6 V in a 50m inverter-cable-load system, and increase to 1 µs of rise time at the load terminal.","PeriodicalId":441321,"journal":{"name":"2022 4th Global Power, Energy and Communication Conference (GPECOM)","volume":"88 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A New dv/dt Filter Design Method using the Voltage Reflection Theory\",\"authors\":\"Bernard Arhin, H. Cha\",\"doi\":\"10.1109/gpecom55404.2022.9815657\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a dv/dt suppression second-order RLC filter for an inverter-cable-high impedance load system. The dv/dt filter placed at the inverter output is designed purposely to minimize excessive voltage overshoot at the load terminal by reducing dv/dt or voltage pulse rise time. A 500 V unit pulse of inverter source is connected over several cable lengths to a high impedance load with a load reflection coefficient of 0.9. Voltage overshoot in terms of the ratio of rise time to propagation time is analyzed and verified by Matlab/Simulink environment. In addition, a new design method for the second-order dv/dt filter is proposed. From the simulation results, the dv/dt filter is able to reduce a high load peak voltage of approximately 950 V to 588.6 V in a 50m inverter-cable-load system, and increase to 1 µs of rise time at the load terminal.\",\"PeriodicalId\":441321,\"journal\":{\"name\":\"2022 4th Global Power, Energy and Communication Conference (GPECOM)\",\"volume\":\"88 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 4th Global Power, Energy and Communication Conference (GPECOM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/gpecom55404.2022.9815657\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 4th Global Power, Energy and Communication Conference (GPECOM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/gpecom55404.2022.9815657","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种用于逆变器-电缆-高阻抗负载系统的dv/dt抑制二阶RLC滤波器。放置在逆变器输出端的dv/dt滤波器旨在通过减少dv/dt或电压脉冲上升时间来最小化负载端的过电压超调。逆变器源的500 V单位脉冲通过几根电缆长度连接到负载反射系数为0.9的高阻抗负载。通过Matlab/Simulink环境对电压超调的上升时间与传播时间之比进行了分析和验证。此外,还提出了一种二阶dv/dt滤波器的新设计方法。仿真结果表明,在50m逆变器-电缆负载系统中,dv/dt滤波器能够将约950 V的高负载峰值电压降低到588.6 V,并在负载端增加1µs的上升时间。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A New dv/dt Filter Design Method using the Voltage Reflection Theory
This paper proposes a dv/dt suppression second-order RLC filter for an inverter-cable-high impedance load system. The dv/dt filter placed at the inverter output is designed purposely to minimize excessive voltage overshoot at the load terminal by reducing dv/dt or voltage pulse rise time. A 500 V unit pulse of inverter source is connected over several cable lengths to a high impedance load with a load reflection coefficient of 0.9. Voltage overshoot in terms of the ratio of rise time to propagation time is analyzed and verified by Matlab/Simulink environment. In addition, a new design method for the second-order dv/dt filter is proposed. From the simulation results, the dv/dt filter is able to reduce a high load peak voltage of approximately 950 V to 588.6 V in a 50m inverter-cable-load system, and increase to 1 µs of rise time at the load terminal.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Conducted Emissions Analysis of DC-DC Buck Converter A Study on the Effect of Phase Shifter Quantization Error on the Spectral Efficiency Using Neural Network Delay Margin Computation of Generator Excitation Control System with Incommensurate Time Delays Using Critical Eigenvalue Tracing Method ICT Enabled Smart Street Parking System for Smart Cities Experimental Impact Analysis of the Refrigerator Cable Design On Disturbance Power Test
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1