{"title":"基于电压反射理论的dv/dt滤波器设计新方法","authors":"Bernard Arhin, H. Cha","doi":"10.1109/gpecom55404.2022.9815657","DOIUrl":null,"url":null,"abstract":"This paper proposes a dv/dt suppression second-order RLC filter for an inverter-cable-high impedance load system. The dv/dt filter placed at the inverter output is designed purposely to minimize excessive voltage overshoot at the load terminal by reducing dv/dt or voltage pulse rise time. A 500 V unit pulse of inverter source is connected over several cable lengths to a high impedance load with a load reflection coefficient of 0.9. Voltage overshoot in terms of the ratio of rise time to propagation time is analyzed and verified by Matlab/Simulink environment. In addition, a new design method for the second-order dv/dt filter is proposed. From the simulation results, the dv/dt filter is able to reduce a high load peak voltage of approximately 950 V to 588.6 V in a 50m inverter-cable-load system, and increase to 1 µs of rise time at the load terminal.","PeriodicalId":441321,"journal":{"name":"2022 4th Global Power, Energy and Communication Conference (GPECOM)","volume":"88 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A New dv/dt Filter Design Method using the Voltage Reflection Theory\",\"authors\":\"Bernard Arhin, H. Cha\",\"doi\":\"10.1109/gpecom55404.2022.9815657\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a dv/dt suppression second-order RLC filter for an inverter-cable-high impedance load system. The dv/dt filter placed at the inverter output is designed purposely to minimize excessive voltage overshoot at the load terminal by reducing dv/dt or voltage pulse rise time. A 500 V unit pulse of inverter source is connected over several cable lengths to a high impedance load with a load reflection coefficient of 0.9. Voltage overshoot in terms of the ratio of rise time to propagation time is analyzed and verified by Matlab/Simulink environment. In addition, a new design method for the second-order dv/dt filter is proposed. From the simulation results, the dv/dt filter is able to reduce a high load peak voltage of approximately 950 V to 588.6 V in a 50m inverter-cable-load system, and increase to 1 µs of rise time at the load terminal.\",\"PeriodicalId\":441321,\"journal\":{\"name\":\"2022 4th Global Power, Energy and Communication Conference (GPECOM)\",\"volume\":\"88 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 4th Global Power, Energy and Communication Conference (GPECOM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/gpecom55404.2022.9815657\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 4th Global Power, Energy and Communication Conference (GPECOM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/gpecom55404.2022.9815657","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A New dv/dt Filter Design Method using the Voltage Reflection Theory
This paper proposes a dv/dt suppression second-order RLC filter for an inverter-cable-high impedance load system. The dv/dt filter placed at the inverter output is designed purposely to minimize excessive voltage overshoot at the load terminal by reducing dv/dt or voltage pulse rise time. A 500 V unit pulse of inverter source is connected over several cable lengths to a high impedance load with a load reflection coefficient of 0.9. Voltage overshoot in terms of the ratio of rise time to propagation time is analyzed and verified by Matlab/Simulink environment. In addition, a new design method for the second-order dv/dt filter is proposed. From the simulation results, the dv/dt filter is able to reduce a high load peak voltage of approximately 950 V to 588.6 V in a 50m inverter-cable-load system, and increase to 1 µs of rise time at the load terminal.