多编程环境下结构垫(SUP)和通过阵列模式识别的自动分类系统

2010 11th International Symposium on Quality Electronic Design (ISQED) Pub Date : 2010-03-22 DOI:10.1109/ISQED.2010.5450519

S. Yusof, Lau Meng Tee

{"title":"多编程环境下结构垫(SUP)和通过阵列模式识别的自动分类系统","authors":"S. Yusof, Lau Meng Tee","doi":"10.1109/ISQED.2010.5450519","DOIUrl":null,"url":null,"abstract":"In today's IC Design, EDA tools are not limited to IC designer's toys. The application of EDA has expanded into a larger scope including generation and extraction of critical information of a design for yield, quality and reliability analysis.","PeriodicalId":369046,"journal":{"name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","volume":"59 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-03-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Multi-programming environment for structure under pads (SUP) and via arrays pattern recognition automated classification system\",\"authors\":\"S. Yusof, Lau Meng Tee\",\"doi\":\"10.1109/ISQED.2010.5450519\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In today's IC Design, EDA tools are not limited to IC designer's toys. The application of EDA has expanded into a larger scope including generation and extraction of critical information of a design for yield, quality and reliability analysis.\",\"PeriodicalId\":369046,\"journal\":{\"name\":\"2010 11th International Symposium on Quality Electronic Design (ISQED)\",\"volume\":\"59 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-03-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 11th International Symposium on Quality Electronic Design (ISQED)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISQED.2010.5450519\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 11th International Symposium on Quality Electronic Design (ISQED)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2010.5450519","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

在今天的IC设计中，EDA工具并不局限于IC设计师的玩具。EDA的应用已经扩展到更大的范围，包括生成和提取设计的关键信息，以进行成品率、质量和可靠性分析。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Multi-programming environment for structure under pads (SUP) and via arrays pattern recognition automated classification system

In today's IC Design, EDA tools are not limited to IC designer's toys. The application of EDA has expanded into a larger scope including generation and extraction of critical information of a design for yield, quality and reliability analysis.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2010 11th International Symposium on Quality Electronic Design (ISQED)

自引率

0.00%

发文量

期刊最新文献

A low power clock network placement framework Body bias driven design synthesis for optimum performance per area Adaptive task allocation for multiprocessor SoCs Reliability analysis of analog circuits by lifetime yield prediction using worst-case distance degradation rate Low power clock gates optimization for clock tree distribution