多处理器平台中可配置处理器的集成

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI:10.1109/SOCC.2006.283885

S. Provost, Bruno Lavigueur, G. Bois, G. Nicolescu

{"title":"多处理器平台中可配置处理器的集成","authors":"S. Provost, Bruno Lavigueur, G. Bois, G. Nicolescu","doi":"10.1109/SOCC.2006.283885","DOIUrl":null,"url":null,"abstract":"To reach current SoCs constraint of flexibility without loosing performance, system designers need to avoid custom logic and replace it by multiple processors and custom instruction extensions. In this paper, we bring a new codesign methodology which targets MPSoC comprising of multiple configurable processors. By applying this methodology to an MPEG-4 encoder we show that the approach gives a speedup factor that is almost linear with the number of processors.","PeriodicalId":345714,"journal":{"name":"2006 IEEE International SOC Conference","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Integration of Configurable Processors in a Multiprocessor Platform\",\"authors\":\"S. Provost, Bruno Lavigueur, G. Bois, G. Nicolescu\",\"doi\":\"10.1109/SOCC.2006.283885\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"To reach current SoCs constraint of flexibility without loosing performance, system designers need to avoid custom logic and replace it by multiple processors and custom instruction extensions. In this paper, we bring a new codesign methodology which targets MPSoC comprising of multiple configurable processors. By applying this methodology to an MPEG-4 encoder we show that the approach gives a speedup factor that is almost linear with the number of processors.\",\"PeriodicalId\":345714,\"journal\":{\"name\":\"2006 IEEE International SOC Conference\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International SOC Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCC.2006.283885\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International SOC Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCC.2006.283885","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

为了在不损失性能的情况下达到当前soc灵活性的限制，系统设计人员需要避免自定义逻辑，并用多个处理器和自定义指令扩展来取代它。在本文中，我们提出了一种新的协同设计方法，该方法针对由多个可配置处理器组成的MPSoC。通过将此方法应用于MPEG-4编码器，我们发现该方法的加速因子几乎与处理器数量成线性关系。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Integration of Configurable Processors in a Multiprocessor Platform

To reach current SoCs constraint of flexibility without loosing performance, system designers need to avoid custom logic and replace it by multiple processors and custom instruction extensions. In this paper, we bring a new codesign methodology which targets MPSoC comprising of multiple configurable processors. By applying this methodology to an MPEG-4 encoder we show that the approach gives a speedup factor that is almost linear with the number of processors.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2006 IEEE International SOC Conference

自引率

0.00%

发文量

期刊最新文献

Architecture for Energy Efficient Sphere Decoding Design of Low Power Digital Phase Lock Loops A Novel 8-Phase PLL Design for PWM Scheme in High Speed I/O Circuits Interrupt Communication on the SegBus platform A Detailed Vth-Variation Analysis for Sub-100-nm Embedded SRAM Design