采用单比较器的可扩展高精度CMOS max/min电路

Y. Hung, Bin-Da Liu
{"title":"采用单比较器的可扩展高精度CMOS max/min电路","authors":"Y. Hung, Bin-Da Liu","doi":"10.1109/APASIC.1999.824064","DOIUrl":null,"url":null,"abstract":"A scalable high-precision maximum/minimum circuit is designed. This circuit can be easily configured as maximum or minimum function by an enable signal without modifying the circuit structure and pre-processing input variables. The response time of the circuit is increased linearly with respect to the number of input variables. This circuit has been simulated using 0.5 /spl mu/m CMOS technology by HSPICE. The results show that a cell can be a winner/loser if its input voltage is larger or smaller than those of other cells by 3 mV.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"64 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A scalable high-precision CMOS max/min circuit using single comparator\",\"authors\":\"Y. Hung, Bin-Da Liu\",\"doi\":\"10.1109/APASIC.1999.824064\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A scalable high-precision maximum/minimum circuit is designed. This circuit can be easily configured as maximum or minimum function by an enable signal without modifying the circuit structure and pre-processing input variables. The response time of the circuit is increased linearly with respect to the number of input variables. This circuit has been simulated using 0.5 /spl mu/m CMOS technology by HSPICE. The results show that a cell can be a winner/loser if its input voltage is larger or smaller than those of other cells by 3 mV.\",\"PeriodicalId\":346808,\"journal\":{\"name\":\"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)\",\"volume\":\"64 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-08-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APASIC.1999.824064\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.1999.824064","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

设计了一种可扩展的高精度最大/最小电路。该电路可以通过使能信号轻松配置为最大或最小功能,而无需修改电路结构和预处理输入变量。电路的响应时间随输入变量的数量线性增加。利用HSPICE软件采用0.5 /spl μ m CMOS技术对该电路进行了仿真。结果表明,如果一个电池的输入电压比其他电池的输入电压大或小3 mV,就可以成为赢家或输家。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A scalable high-precision CMOS max/min circuit using single comparator
A scalable high-precision maximum/minimum circuit is designed. This circuit can be easily configured as maximum or minimum function by an enable signal without modifying the circuit structure and pre-processing input variables. The response time of the circuit is increased linearly with respect to the number of input variables. This circuit has been simulated using 0.5 /spl mu/m CMOS technology by HSPICE. The results show that a cell can be a winner/loser if its input voltage is larger or smaller than those of other cells by 3 mV.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 50% power reduction scheme for CMOS relaxation oscillator Design and analysis of symmetric dual-layer spiral inductors for RF integrated circuits Implementation of a cycle-based simulator for the design of a processor core A high-performance low-power asynchronous matrix-vector multiplier for discrete cosine transform A 120 MHz SC 4th-order elliptic interpolation filter with accurate gain and offset compensation for direct digital frequency synthesizer
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1